

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
I_	Drain current (continuous) at T _C = 25 °C	72	Α
I _D	Drain current (continuous) at T _C = 100 °C	45	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	288	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	446	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/115
T _{stg}	Storage temperature range	-55 to 150	°C
TJ	Operating junction temperature range		

- 1. Pulse width is limited by safe operating area.
- 2. $I_{SD} \le 72~A$, $di/dt = 400~A/\mu s$, $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} = 400~V$
- 3. $V_{DS} \le 480 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.28	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{Jmax})	11	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	1.4	J

DS12410 - Rev 2 page 2/13



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On /off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zero-gate voltage drain current	V _{GS} = 0 V, V _{DS} = 600 V			1	
I _{DSS}		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 36 A		32	36	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	4850	-	pF
C _{oss}	Output capacitance $V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}$		-	380	-	pF
C _{rss}	Reverse transfer capacitance		-	3.5	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{GS} = 0 V, V _{DS} = 0 to 480 V	-	851	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.5	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 72 A,	-	106	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	32	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14. Test circuit for gate charge behavior)	-	45	-	nC

^{1.} $C_{\text{oss eq.}}$ is defined as the constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d (on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 36 A,	-	35	-	ns
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	38	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Test circuit for resistive load switching times and	-	90	-	ns
t _f	Fall time	resistive load switching times and Figure 18. Switching time waveform)	-	12	-	ns

DS12410 - Rev 2 page 3/13



Table 7. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		72	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		288	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 72 A	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 72 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	367		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure 15. Test	-	6.4		μC
I _{RRM}	Reverse recovery current	circuit for inductive load switching and diode recovery times)	-	35		Α
t _{rr}	Reverse recovery time	$I_{SD} = 72 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	552		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _J = 150 °C	-	13.7		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	49.6		A


- 1. Pulse width is limited by safe operating area.
- 2. Pulse test: pulse duration = 300 μ s, duty cycle 1.5%.


DS12410 - Rev 2 page 4/13





2.1 Electrical characteristics (curves)











DS12410 - Rev 2 page 5/13



Figure 7. Normalized on-resistance vs temperature




Figure 8. Normalized $V_{(BR)DSS}$ vs temperature




Figure 9. Capacitance variations




Figure 10. Normalized gate threshold voltage vs temperature





Figure 11. Output capacitance stored energy



Figure 12. Source-drain diode forward characteristics



DS12410 - Rev 2 page 6/13



3 Test circuits

Figure 13. Test circuit for resistive load switching times




Figure 14. Test circuit for gate charge behavior




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform



DS12410 - Rev 2 page 7/13



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS12410 - Rev 2 page 8/13



4.1 TO-247 package information

Figure 19. TO-247 package outline



0075325_9



Table 8. TO-247 package mechanical data

Dim.	mm				
Dilli.	Min.	Тур.	Max.		
A	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
E	15.45		15.75		
е	5.30	5.45	5.60		
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
ØP	3.55		3.65		
ØR	4.50		5.50		
S	5.30	5.50	5.70		



Revision history

Table 9. Document revision history

Date	Revision	Changes
11-Dec-2017	1	Initial version
		Updated Table 5. Dynamic.
22-Nov-2018	2	Updated Figure 1. Safe operating area, Figure 5. Gate charge vs gate-source voltage, Figure 9. Capacitance variations and Figure 14. Test circuit for gate charge behavior.
		Minor text changes

DS12410 - Rev 2 page 11/13







Contents

1	Elec	ctrical ratings	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO-247 package information	8
Rev	/ision	history	11



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12410 - Rev 2 page 13/13