Contents STH170N8F7-2

## **Contents**

1	Electrical ratings	3
2	Electrical characteristics	
3	Test circuits	8
4	Package information	9
5	Packing information 1	12
6	Revision history	14



STH170N8F7-2 Electrical ratings

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	80	V	
V <sub>GS</sub>	Gate-source voltage	± 20	V	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous)	120	Α	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	120	А	
I <sub>DM</sub>	Drain current (pulsed)	480	А	
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>C</sub> = 25 °C	250	W	
T <sub>J</sub>	Operating junction temperature		°C	
T <sub>stg</sub>	Storage temperature	-55 to 175 °C		

<sup>1.</sup> Limited by package and rated according to  $R_{\mbox{\scriptsize thj-c}}$ .

**Table 3. Thermal resistance** 

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.6	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	35	°C/W

<sup>1.</sup> When mounted on FR-4 board of 1 inch<sup>2</sup>, 2oz Cu.

Table 4. Avalanche data

Symbol	Parameter	Value	Unit
I <sub>AV</sub>	Not-repetitive avalanche current, (pulse width limited by T <sub>jmax</sub> )	35	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting TJ = 25 °C, $I_D = I_{AV}$ , $V_{DD} = 50 \text{ V}$ )	615	mJ

Electrical characteristics STH170N8F7-2

### 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0$ , $I_D = 250 \mu A$	80			V
	Zero gate voltage drain	$V_{GS} = 0, V_{DS} = 80 \text{ V}$			1	μΑ
I <sub>DSS</sub>	current	$V_{GS} = 0$ , $V_{DS} = 80$ V, $T_{C} = 125$ °C			100	μΑ
I <sub>GSS</sub>	Gate body leakage current	V <sub>DS</sub> = 0, V <sub>GS</sub> = +20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5		4.5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 60 A		0.0028	0.0037	Ω

### Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	8710	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>GS</sub> =0, V <sub>DS</sub> =40 V,	-	1330	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	f=1 MHz,	-	78	-	pF
Qg	Total gate charge	V <sub>DD</sub> =40 V, I <sub>D</sub> = 120 A	-	120	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> =10 V	-	43	-	nC
$Q_{gd}$	Gate-drain charge	Figure 14	-	26	1	nC

#### Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	38	-	ns
t <sub>r</sub>	Rise time	$V_{DD}$ = 40 V, $I_{D}$ = 60 A, $R_{G}$ = 4.7 $\Omega$ , $V_{GS}$ = 10 V	-	53	-	ns
t <sub>d(off)</sub>	Turn-off delay time	Figure 13	-	79	-	ns
t <sub>f</sub>	Fall time		-	37	-	ns

4/15 DocID026382 Rev 2

Table 8. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		120	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		480	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage $I_{SD} = 120 \text{ A}, V_{GS} = 0$		-		1.2	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 120 A,	-	54		ns
Q <sub>rr</sub>	Reverse recovery charge	di/dt = 100 A/µs,	-	78		nC
I <sub>RRM</sub>	Reverse recovery current	V <sub>DD</sub> = 64 V, T <sub>j</sub> =150 °C	-	2.9		Α

<sup>1.</sup> Pulse width limited by safe operating area.




<sup>2.</sup> Pulsed: pulse duration=300  $\mu$ s, duty cycle 1.5%.

Electrical characteristics STH170N8F7-2

### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance







Figure 4. Output characteristics

Figure 5. Transfer characteristics








Figure 6. Gate charge vs gate-source voltage

Figure 7. Static drain-source on-resistance






6/15 DocID026382 Rev 2

Figure 8. Capacitance variations

Figure 9. Normalized gate threshold voltage vs temperature







Figure 10. Normalized on-resistance vs temperature

Figure 11. Normalized  $V_{(BR)DSS}$  vs temperature







Figure 12. Source-drain diode forward characteristics





DocID026382 Rev 2

Test circuits STH170N8F7-2

### 3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform




DocID026382 Rev 2

8/15

STH170N8F7-2 Package information

# 4 Package information



77/

Package information STH170N8F7-2

Table 9. H<sup>2</sup>PAK-2 mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.30		4.80
A1	0.03		0.20
С	1.17		1.37
е	4.98		5.18
E	0.50		0.90
F	0.78		0.85
Н	10.00		10.40
H1	7.40		7.80
L.	15.30	-	15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.5		1.7
М	2.6		2.9
R	0.20		0.60
V	0°		8°

STH170N8F7-2 Package information





Figure 20. H<sup>2</sup>PAK-2 recommended footprint (dimensions are in mm)

Packing information STH170N8F7-2

# 5 Packing information

Figure 21. Tape



STH170N8F7-2 **Packing information** 

REEL DIMENSIONS 40 mm min. Access hole At sl ot location В D С Tape slot in core for tape start 25 mm min. width G measured at hub Full radius AM08851v2

Figure 22. Reel

Table 10. H<sup>2</sup>PAK-2 tape and reel mechanical data

	Таре			Reel	
Dim.	mm		Dim.	m	nm
Dilli.	Min.	Max.		Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
Е	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1		Base qty	1000
P2	1.9	2.1		Bulk qty	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

Revision history STH170N8F7-2

# 6 Revision history

Table 11. Document revision history

Date	Revision	Changes
20-May-2014	1	First release.
20-Feb-2015	2	Document status promoted from preliminary to production data.  Updated Section 4: Package information.  Updated title, features and description in cover page.

#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



DocID026382 Rev 2

15/15