#### • Communication interfaces

- Ethernet controller with MII and RMII interface to external PHY and hardware IEEE 1588 capability
- USB high-/full-/low-speed On-the-Go controller with ULPI interface
- USB full-/low-speed On-the-Go controller with on-chip transceiver
- USB Device Charger detect (USBDCD)
- Two Controller Area Network (CAN) modules
- Three SPI modules
- Two I2C modules
- Six UART modules
- Secure Digital Host Controller (SDHC)
- Two I2S modules

2 NXP Semiconductors

# **Table of Contents**

1 Ord	ering par	ts	5	6.2	System	modules	29
1.1	Determ	ining valid orderable parts	5	6.3	Clock n	nodules	29
2 Part	identific	ation	5		6.3.1	MCG specifications	29
2.1	Descrip	tion	5		6.3.2	Oscillator electrical specifications	32
2.2	Format.		5		6.3.3	32 kHz oscillator electrical characteristics	34
2.3	Fields		5	6.4	Memori	ies and memory interfaces	34
2.4	Exampl	е	6		6.4.1	Flash (FTFE) electrical specifications	34
3 Ter	minology	and guidelines	6		6.4.2	EzPort switching specifications	39
3.1	Definiti	ons	6		6.4.3	NAND flash controller specifications	40
3.2	Exampl	es	6		6.4.4	DDR controller specifications	43
3.3	Typical	-value conditions	7		6.4.5	Flexbus switching specifications	46
3.4	Relation	nship between ratings and operating requirements	7	6.5	Security	and integrity modules	48
3.5	Guideli	nes for ratings and operating requirements	8		6.5.1	DryIce Tamper Electrical Specifications	48
4 Rat	ings		8	6.6	Analog.		49
4.1	Therma	l handling ratings	8		6.6.1	ADC electrical specifications	49
4.2	Moistur	re handling ratings	9		6.6.2	CMP and 6-bit DAC electrical specifications	56
4.3	ESD ha	ndling ratings	9		6.6.3	12-bit DAC electrical characteristics	58
4.4	Voltage	and current operating ratings	9		6.6.4	Voltage reference electrical specifications	61
5 Ger	neral		10	6.7	Timers.		62
5.1	AC elec	ctrical characteristics	10	6.8	Commu	nication interfaces	62
5.2	Nonswi	tching electrical specifications	10		6.8.1	Ethernet switching specifications	62
	5.2.1	Voltage and current operating requirements	10		6.8.2	USB electrical specifications	65
	5.2.2	LVD and POR operating requirements	12		6.8.3	USB DCD electrical specifications	65
	5.2.3	Voltage and current operating behaviors	13		6.8.4	USB VREG electrical specifications	66
	5.2.4	Power mode transition operating behaviors	16		6.8.5	ULPI timing specifications	66
	5.2.5	Power consumption operating behaviors	17		6.8.6	CAN switching specifications	67
	5.2.6	EMC radiated emissions operating behaviors	20		6.8.7	DSPI switching specifications (limited voltage	
	5.2.7	Designing with radiated emissions in mind	21			range)	67
	5.2.8	Capacitance attributes	21		6.8.8	DSPI switching specifications (full voltage range)	69
5.3	Switchi	ng specifications	21		6.8.9	Inter-Integrated Circuit Interface (I2C) timing	71
	5.3.1	Device clock specifications	21		6.8.10	UART switching specifications	72
	5.3.2	General switching specifications	22		6.8.11	SDHC specifications	72
5.4	Therma	1 specifications	24		6.8.12	I2S/SAI switching specifications	73
	5.4.1	Thermal operating requirements	24	6.9	Human-	-machine interfaces (HMI)	80
	5.4.2	Thermal attributes	24		6.9.1	TSI electrical specifications	80
5.5	Power s	equencing	25		6.9.2	LCDC electrical specifications	81
6 Peri	ipheral op	perating requirements and behaviors	25	7 Dim	ensions		84
6.1	Core me	odules	25	7.1	Obtaini	ng package dimensions	84
	6.1.1	Debug trace timing specifications	25	8 Pino	out		84
	6.1.2	JTAG electricals	26	8.1	Pins wit	th active pull control after reset	84

8.2	K70 Signal Multiplexing and Pin Assignments	84	9 Revision History	95
83	K70 Pinouts	94		

## 1 Ordering parts

### 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to nxp.com and perform a part number search for the following device numbers: PK70 and MK70

#### 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF T PP CC N

### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
K##	Kinetis family	• K70
Α	Key attribute	F = Cortex-M4 w/ DSP and FPU
М	Flash memory type	<ul> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>
FFF	Program flash memory size	<ul> <li>512 = 512 KB</li> <li>1M0 = 1 MB</li> </ul>

Table continues on the next page...

K70 Sub-Family, Rev. 7, 02/2018

NXP Semiconductors 5

#### Terminology and guidelines

Field	Description	Values
Т	Temperature range (°C)	<ul> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	• MJ = 256 MAPBGA (17 mm x 17 mm)
CC	Maximum CPU frequency (MHz)	• 15 = 150 MHz
N	Packaging type	<ul><li>R = Tape and reel</li><li>(Blank) = Trays</li></ul>

# 2.4 Example

This is an example part number:

MK70FN1M0VMJ15

# 3 Terminology and guidelines

#### 3.1 Definitions

Key terms are defined in the following table:

Term	Definition				
Rating	A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:				
	Operating ratings apply during operation of the chip.				
Handling ratings apply when the chip is not powered.					
NOTE: The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.					
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip				
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions				
Typical value	A specified value for a technical characteristic that:				
	<ul> <li>Lies within the range of values specified by the operating behavior</li> <li>Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions</li> </ul>				
	NOTE: Typical values are provided as design guidelines and are neither tested nor guaranteed.				

# 3.2 Examples

#### Operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3 LAW	1.2	V

#### Operating requirement:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

#### Operating behavior that includes a typical value:


Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10 tank	70	130	μΑ

# 3.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	Supply voltage	3.3	V

## 3.4 Relationship between ratings and operating requirements



## 3.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 4 Ratings

## 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

# 4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage1	-0.3	3.8	V
V <sub>DD_INT</sub>	Core supply voltage	-0.3	3.8	V
$V_{DD\_DDR}$	DDR I/O supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	300	mA
I <sub>DD_INT</sub>	Core supply current	<u> </u>	185	mA
I <sub>DD_DDR</sub>	DDR supply current	_	220	mA
V <sub>DIO</sub>	Digital input voltage (except $\overline{\text{RESET}}$ , EXTAL0/XTAL0, and EXTAL1/XTAL1) $^2$	-0.3	5.5	V
V <sub>DDDR</sub>	DDR input voltage	-0.3	V <sub>DD_DDR</sub> + 0.3	V
V <sub>AIO</sub>	Analog³, RESET, EXTAL0/XTAL0, and EXTAL1/XTAL1 input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
V <sub>USB0_DP</sub>	USB0_DP input voltage	-0.3	3.63	V
V <sub>USB1_DP</sub>	USB1_DP input voltage	-0.3	3.63	V

Table continues on the next page...

K70 Sub-Family, Rev. 7, 02/2018

#### General


Symbol	Description	Min.	Max.	Unit
V <sub>USB0_DM</sub>	USB0_DM input voltage	-0.3	3.63	V
V <sub>USB1_DM</sub>	USB1_DM input voltage	-0.3	3.63	V
VREGIN	USB regulator input	-0.3	6.0	V
V <sub>BAT</sub>	RTC battery supply voltage	-0.3	3.8	V

- 1. It applies for all port pins except Tamper pins.
- 2. It covers digital pins except Tamper pins and DDR pins.
- 3. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

#### 5 General

#### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL}) / 2$ 

Figure 1. Input signal measurement reference

All digital I/O switching characteristics assume:

- 1. output pins
  - have C<sub>L</sub>=30pF loads,
  - are configured for fast slew rate (PORTx\_PCRn[SRE]=0), and
  - are configured for high drive strength (PORTx\_PCRn[DSE]=1)
- 2. input pins
  - have their passive filter disabled (PORTx\_PCRn[PFE]=0)

## 5.2 Nonswitching electrical specifications

# 5.2.1 Voltage and current operating requirements

#### Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	max [V <sub>DD_DDR</sub> , 1.71 V]	3.6	V	
V <sub>DD_INT</sub>	Core supply voltage	1.71	$V_{DD}$	٧	
$V_{DD\_DDR}$	DDR voltage — memory I/O buffers				
	• DDR1	2.3	2.7	V	
	DDR2/LPDDR1	1.71	1.9	V	
V <sub>REF_DDR</sub>	Input reference voltage (DDR1/DDR2/ LPDDR1)	$0.49 \times V_{DD\_DDR}$	$V_{DD\_DDR}$	V	1
$V_{DDA}$	Analog supply voltage	1.71	3.6	٧	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	٧	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	٧	
$V_{BAT}$	RTC battery supply voltage	1.71	3.6	V	
V <sub>IH</sub>	Input high voltage (digital pins except Tamper pins and DDR pins)  • $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$ • $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.7 \times V_{DD}$ $0.75 \times V_{DD}$		V V	
V <sub>IL</sub>	Input low voltage (digital pins except Tamper pins and DDR pins)  • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  • 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	_ _ _	$0.35 \times V_{DD}$ $0.3 \times V_{DD}$	V V	
V <sub>IH_DDR</sub>	Input high voltage (DDR pins)  DDR1 DDR2 LPDDR1	$V_{REF\_DDR} + 0.15$ $V_{REF\_DDR} + 0.125$ $0.7 \times V_{DD\_DDR}$	_ _ _	V V V	
$V_{IL\_DDR}$	Input low voltage (DDR pins)  DDR1 DDR2 LPDDR1	_ _ _	$V_{REF\_DDR} - 0.15$ $V_{REF\_DDR} - 0.125$ $0.3 \times V_{DD\_DDR}$	V V V	
$V_{HYS}$	Input hysteresis (digital pins except Tamper pins and DDR pins)	$0.06 \times V_{DD}$	_	V	
I <sub>ICDIO</sub>	Digital pin (except Tamper pins) negative DC injection current — single pin  • V <sub>IN</sub> < V <sub>SS</sub> -0.3V	-5	_	mA	2
I <sub>ICAIO</sub>	Analog <sup>3</sup> , EXTAL0/XTAL0, and EXTAL1/ XTAL1 pin DC injection current — single pin  • V <sub>IN</sub> < V <sub>SS</sub> -0.3V (Negative current injection)  • V <sub>IN</sub> > V <sub>DD</sub> +0.3V (Positive current injection)	-5 —	 +5	mA	4

#### General

Table 1. Voltage and current operating requirements (continued)

Symbol	Description	Min.	Max.	Unit	Notes
I <sub>ICcont</sub>	Contiguous pin DC injection current — regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins  • Negative current injection  • Positive current injection	-25 —	— +25	mA	
$V_{ODPU}$	Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	5
$V_{RAM}$	V <sub>DD</sub> (V <sub>DD_INT</sub> ) voltage required to retain RAM	1.2	_	V	
V <sub>RFVBAT</sub>	V <sub>BAT</sub> voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	_	V	

- For DDR1/DDR2, connect V<sub>REF\_DDR</sub> to the same reference voltage used for the memory. For LPDDR1, connect V<sub>REF\_DDR</sub> to the V<sub>DD\_DDR</sub> voltage.
- All 5 V tolerant digital I/O pins are internally clamped to V<sub>SS</sub> through an ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> is less than V<sub>DIO\_MIN</sub>, a current limiting resistor is required. If V<sub>IN</sub> greater than V<sub>DIO\_MIN</sub> (=VSS-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. The negative DC injection current limiting resistor is calculated as R=(V<sub>DIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>ICDIO</sub>I.
- 3. Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
- 4. All analog pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub> through ESD protection diodes. If V<sub>IN</sub> is less than V<sub>AIO\_MIN</sub> or greater than V<sub>AIO\_MAX</sub>, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>AIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>ICAIO</sub>I. The positive injection current limiting resistor is calculated as R=(V<sub>IN</sub>-V<sub>AIO\_MAX</sub>)/II<sub>ICAIO</sub>I. Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.
- 5. Open drain outputs must be pulled to VDD.

#### 5.2.2 LVD and POR operating requirements

Table 2. LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
$V_{LVDH}$	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
V <sub>LVW1H</sub>	Low-voltage warning thresholds — high range	2.62	2.70	2.78	V	1
$V_{LVW2H}$	Level 1 falling (LVWV=00)	2.72	2.80	2.88	V	
$V_{LVW3H}$	Level 2 falling (LVWV=01)	2.82	2.90	2.98	V	
$V_{LVW4H}$	<ul><li>Level 3 falling (LVWV=10)</li><li>Level 4 falling (LVWV=11)</li></ul>	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±80	_	mV	
$V_{LVDL}$	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
$V_{LVW1L}$	Low-voltage warning thresholds — low range	1.74	1.80	1.86	V	1
$V_{LVW2L}$	Level 1 falling (LVWV=00)	1.84	1.90	1.96	V	

Table continues on the next page...

NXP Semiconductors

12

Table 2. LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>LVW3L</sub>	Level 2 falling (LVWV=01)	1.94	2.00	2.06	V	
$V_{LVW4L}$	Level 3 falling (LVWV=10)	2.04	2.10	2.16	V	
	Level 4 falling (LVWV=11)					
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±60	_	mV	
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period	900	1000	1100	μs	
	factory trimmed					

1. Rising thresholds are falling threshold + hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR_VBAT</sub>	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

# 5.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — high drive strength			_		
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -9mA	V <sub>DD</sub> - 0.5	_	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -3mA	V <sub>DD</sub> – 0.5	_		V	
	Output high voltage — low drive strength			_		
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -2mA	V <sub>DD</sub> - 0.5	_	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -0.6mA	V <sub>DD</sub> - 0.5	_		V	
I <sub>OHT</sub>	Output high current total for all ports	_	_	100	mA	
I <sub>OHT_io60</sub>	Output high current total for fast digital ports	_	_	100	mA	
V <sub>OH_DDR</sub>	Output high voltage for DDR pins	V <sub>DD_DDR</sub> -	_	_	V	
	• DDR1 (I <sub>OH</sub> = -16.2 mA)	0.36	_	_	V	
	DDR2 half strength (I <sub>OH</sub> = -5.36 mA)	V <sub>DD_DDR</sub> -	_	_	V	
	• DDR2 full strength (I <sub>OH</sub> = -13.4 mA)	0.28	_	_	V	
	<ul> <li>LPDDR1 half strength (I<sub>OH</sub> = -0.1 mA)</li> </ul>	V <sub>DD_DDR</sub> - 0.28	_	_	V	
	• LPDDR1 full strength (I <sub>OH</sub> = -0.1 mA)	0.9 x				
		$V_{DD\_DDR}$				
		0.9 x				
		$V_{DD\_DDR}$				

#### General

Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>OHT_DDR</sub>	Output high current total for DDR pins	_		100	mA	
	• DDR1	_	_	56	mA	
	• DDR2	_	_	39	mA	
	• LPDDR1					
V <sub>OH_Tamper</sub>	Output high voltage — high drive strength	V <sub>BAT</sub> – 0.5	_	_	V	
	• 2.7 V ≤ V <sub>BAT</sub> ≤ 3.6 V, I <sub>OH</sub> = -10mA	V <sub>BAT</sub> – 0.5	_	_	V	
	• 1.71 V $\leq$ V <sub>BAT</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -3mA					
	Output high voltage — low drive strength	V <sub>BAT</sub> – 0.5	_	_	V	
	• $2.7 \text{ V} \le \text{V}_{BAT} \le 3.6 \text{ V}, \text{I}_{OH} = -2\text{mA}$	V <sub>BAT</sub> – 0.5	_	_	V	
	• 1.71 V $\leq$ V <sub>BAT</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -0.6mA					
I <sub>OH_Tamper</sub>	Output high current total for Tamper pins	_	_	100	mA	
V <sub>OL</sub>	Output low voltage — high drive strength		_			
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 10 \text{ mA}$	_	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 5 mA	_		0.5	V	
	Output low voltage — low drive strength					
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 2 \text{ mA}$	_	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 1 mA	_		0.5	V	
I <sub>OLT</sub>	Output low current total for all ports	_	_	100	mA	
I <sub>OLT_io60</sub>	Output low current total for fast digital ports	_	_	100	mA	
$V_{OL\_DDR}$	Output low voltage for DDR pins	_	_	0.37	V	
	• DDR1 (I <sub>OL</sub> = 16.2 mA)	_	_	0.28	V	
	<ul> <li>DDR2 half strength (I<sub>OL</sub> = 5.36 mA)</li> </ul>	_	_	0.28	V	
	<ul> <li>DDR2 full strength (I<sub>OL</sub> = 13.4 mA)</li> </ul>	_	_	0.1 x	V	
	<ul> <li>LPDDR1 half strength (I<sub>OL</sub> = 0.1 mA)</li> </ul>	_	_	V <sub>DD_DDR</sub>	V	
	<ul> <li>LPDDR1 full strength (I<sub>OL</sub> = 0.1 mA)</li> </ul>			0.1 x		
				$V_{DD\_DDR}$		
I <sub>OLT_DDR</sub>	Output low current total for DDR pins	_	_	100	mA	
	• DDR1			56	mA	
	• DDR2			39	mA	
	• LPDDR1					
V <sub>OL_Tamper</sub>	Output low voltage — high drive strength	_	_	0.5	V	
	• $2.7 \text{ V} \le \text{V}_{BAT} \le 3.6 \text{ V}, \text{I}_{OL} = 10 \text{mA}$	-	_	0.5	V	
	• 1.71 V $\leq$ V <sub>BAT</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 3mA					
	Output low voltage — low drive strength	_	_	0.5	V	
	• $2.7 \text{ V} \le \text{V}_{\text{BAT}} \le 3.6 \text{ V}, \text{I}_{\text{OL}} = 2\text{mA}$	-	_	0.5	V	
	• 1.71 V $\leq$ V <sub>BAT</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 0.6mA					

Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>OL_Tamper</sub>	Output low current total for Tamper pins	_	_	100	mA	
I <sub>INA</sub>	Input leakage current, analog pins and digital pins configured as analog inputs					1, 2
	<ul> <li>V<sub>SS</sub> ≤ V<sub>IN</sub> ≤ V<sub>DD</sub></li> </ul>					
	All pins except EXTAL32, XTAL32, EXTAL, XTAL	_	0.002	0.5	μA	
	EXTAL (PTA18) and XTAL (PTA19)	_	0.004	1.5	μA	
	• EXTAL32, XTAL32	_	0.075	10	μA	
I <sub>IND</sub>	Input leakage current, digital pins					2, 3
	<ul> <li>V<sub>SS</sub> ≤ V<sub>IN</sub> ≤ V<sub>IL</sub></li> </ul>					
	All digital pins	_	0.002	0.5	μΑ	
	• V <sub>IN</sub> = V <sub>DD</sub>				_	
	All digital pins except PTD7	_	0.002	0.5	μA	
	• PTD7	_	0.004	1	μA	
I <sub>IND</sub>	Input leakage current, digital pins					2, 3, 4
	• V <sub>IL</sub> < V <sub>IN</sub> < V <sub>DD</sub>					
	• V <sub>DD</sub> = 3.6 V	_	18	26	μΑ	
	• V <sub>DD</sub> = 3.0 V	_	12	19	μΑ	
	• V <sub>DD</sub> = 2.5 V	_	8	13	μΑ	
	• V <sub>DD</sub> = 1.7 V	_	3	6	μΑ	
I <sub>IND</sub>	Input leakage current, digital pins					2, 3
	• V <sub>DD</sub> < V <sub>IN</sub> < 5.5 V	_	1	50	μΑ	
Z <sub>IND</sub>	Input impedance examples, digital pins					2, 5
	• V <sub>DD</sub> = 3.6 V	_	_	48	kΩ	
	• V <sub>DD</sub> = 3.0 V	_	_	55	kΩ	
	• V <sub>DD</sub> = 2.5 V	_	_	57	kΩ	
	• V <sub>DD</sub> = 1.7 V	_	_	85	kΩ	
I <sub>IN_DDR</sub>	Input leakage current (per DDR pin) for full temperature range	_	_	1	μA	
I <sub>IN_DDR</sub>	Input leakage current (per DDR pin) at 25°C	_	_	0.025	μΑ	
I <sub>IN_Tamper</sub>	Input leakage current (per Tamper pin) for full temperature range	_	_	1	μA	
I <sub>IN_Tamper</sub>	Input leakage current (per Tamper pin) at 25°C	_	_	0.025	μA	
$R_{PU}$	Internal pullup resistors (except Tamper pins)	20	_	50	kΩ	6
$R_{PD}$	Internal pulldown resistors (except Tamper pins)	20	_	50	kΩ	7
$R_{ODT}$	On-die termination (ODT) resistance for DDR2	60	_	90	Ω	
	<ul> <li>R<sub>tt1(eff)</sub> - 75 Ω</li> <li>R<sub>tt2(eff)</sub> - 150 Ω</li> </ul>	120	_	180	Ω	

#### General

- 1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
- 2. Digital pins have an associated GPIO port function and have 5V tolerant inputs, except EXTAL and XTAL.
- 3. Internal pull-up/pull-down resistors disabled.
- 4. Characterized, not tested in production.
- 5. Examples calculated using  $V_{IL}$  relation,  $V_{DD}$ , and max  $I_{IND}$ :  $Z_{IND} = V_{IL}/I_{IND}$ . This is the impedance needed to pull a high signal to a level below  $V_{IL}$  due to leakage when  $V_{IL} < V_{IN} < V_{DD}$ . These examples assume signal source low = 0 V. See Figure 2.
- 6. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$
- 7. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{DD}$




Figure 2. 5 V Tolerant Input IIND Parameter

#### 5.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.  • $V_{DD}$ slew rate $\geq 5.7$ kV/s  • $V_{DD}$ slew rate $< 5.7$ kV/s	_ _	300 1.7 V / (V <sub>DD</sub> slew rate)	μs	1
	• VLLS1 → RUN	_	160	μs	
	VLLS2 → RUN	_	114	μs	

Table 5. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	• VLLS3 → RUN	_	114	μs	
	• LLS → RUN	_	5.0	μs	
	VLPS → RUN	_	5	μs	
	• STOP → RUN	_	4.8	μs	

<sup>1.</sup> Normal boot (FTFE\_FOPT[LPBOOT]=1)

# 5.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	_	See note	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 1.8V	_	58.01	83.95	mA	
	• @ 3.0V	_	57.93	84.14	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					3
	• @ 1.8V	_	89.26	116.53	mA	
	• @ 3.0V	_	89.23	117.26	mA	
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	40.18	65.25	mA	2
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	_	18.08	42.96	mA	4
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V					
	• @ -40 to 25°C	_	1.25	1.62	mA	
	• @ 70°C	_	2.93	4.39	mA	
	• @ 105°C	_	7.08	10.74	mA	
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	1.03	4.48	mA	5
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	1.58	4.96	mA	5
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V	_	0.64	4.29	mA	5
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V					
	• @ -40 to 25°C	_	0.22	0.38	mA	
		_	0.78	1.33	mA	

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• @ 70°C	_	2.18	3.56	mA	
	• @ 105°C					
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0 V					
	• @ -40 to 25°C	_	0.22	0.37	mA	
	• @ 70°C	_	0.78	1.33	mA	
	• @ 105°C	_	2.16	3.52	mA	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V					
	• @ -40 to 25°C	_	4.09	5.58	μΑ	
	• @ 70°C	_	20.98	28.93	μΑ	
	• @ 105°C	_	84.95	111.15	μΑ	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V					
	• @ -40 to 25°C	_	2.68	4.22	μΑ	
	• @ 70°C	_	8.8	10.74	μA	
	• @ 105°C	_	37.28	43.61	μΑ	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V					
	• @ -40 to 25°C	_	2.46	4.02	μΑ	
	• @ 70°C	_	7.04	8.99	μΑ	
	• @ 105°C	_	30.68	37.04	μΑ	
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers at 3.0 V					6
	• @ -40 to 25°C	_	0.89	1.10	μΑ	
	• @ 70°C	_	1.28	1.85	μΑ	
	• @ 105°C	_	3.10	4.30	μΑ	

<sup>1.</sup> The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.

## 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

• MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies. MCG in PEE mode at greater than 100 MHz frequencies.

<sup>2. 150</sup> MHz core and system clock, 75 MHz bus, 50 MHz FlexBus clock, and 25 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.

<sup>3. 150</sup> MHz core and system clock, 75 MHz bus, 50 MHz FlexBus clock, and 25 MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled, but peripherals are not in active operation.

<sup>4. 25</sup> MHz core and system clock, 25 MHz bus clock, and 12.5 MHz FlexBus and flash clock. MCG configured for FEI mode.

<sup>4</sup> MHz core, system, 2 MHz FlexBus, and 2 MHz bus clock and 0.5 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.

<sup>6.</sup> Includes 32kHz oscillator current and RTC operation.

19

- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFE




Figure 3. Run mode supply current vs. core frequency

#### General




Figure 4. VLPR mode supply current vs. core frequency

## 5.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors for 256MAPBGA

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	21	dΒμV	1, 2, 3
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	24	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	29	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	28	dΒμV	

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150
  kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits Measurement of
  Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
  TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported
  emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the
  measured orientations in each frequency range.
- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 12 \,^{\circ}\text{MHz}$  (crystal),  $f_{SYS} = 72 \,^{\circ}\text{MHz}$ ,  $f_{BUS} = 72 \,^{\circ}\text{MHz}$
- 3. Determined according to IEC Standard JESD78, IC Latch-Up Test

### 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.nxp.com.
- 2. Perform a keyword search for "EMC design."

### 5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	_	7	pF
C <sub>IN_D_io60</sub>	Input capacitance: fast digital pins	_	9	pF

# 5.3 Switching specifications

## 5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes		
Normal run mode							
f <sub>SYS</sub>	System and core clock	_	150	MHz			
f <sub>SYS_USBFS</sub>	System and core clock when Full Speed USB in operation	20	_	MHz			
fsys_usbhs	System and core clock when High Speed USB in operation	60	_	MHz			
f <sub>ENET</sub>	System and core clock when ethernet in operation			MHz			
	• 10 Mbps	5	_				
	• 100 Mbps	50	_				
f <sub>BUS</sub>	Bus clock	_	75	MHz			
FB_CLK	FlexBus clock	_	50	MHz			
f <sub>FLASH</sub>	Flash clock	_	25	MHz			
f <sub>DDR</sub>	DDR clock	_	150	MHz			
f <sub>LPTMR</sub>	LPTMR clock	_	25	MHz			
	VLPR mode <sup>1</sup>						

Table continues on the next page...

K70 Sub-Family, Rev. 7, 02/2018

NXP Semiconductors 21

Table 9. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
f <sub>SYS</sub>	System and core clock	_	4	MHz	
f <sub>BUS</sub>	Bus clock	_	4	MHz	
FB_CLK	FlexBus clock	_	4	MHz	
f <sub>FLASH</sub>	Flash clock	_	0.5	MHz	
f <sub>LPTMR</sub>	LPTMR clock	_	4	MHz	

<sup>1.</sup> The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

### 5.3.2 General switching specifications

These general purpose specifications apply to all pins configured for:

- GPIO signaling
- Other peripheral module signaling not explicitly stated elsewhere

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path	100	_	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path	16	_	ns	3
	External reset pulse width (digital glitch filter disabled)	100	_	ns	3
	Mode select (EZP_CS) hold time after reset deassertion	2	_	Bus clock cycles	
	Port rise and fall time (high drive strength)				4
	Slew disabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	14	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	8	ns	
	Slew enabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	36	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	24	ns	
	Port rise and fall time (low drive strength)				5
	Slew disabled				
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	14	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	8	ns	
	Slew enabled				
		_	36	ns	

Table 10. General switching specifications (continued)

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol	Description	Min.	Max.	Unit	Notes
$\begin{array}{c} t_{lo50} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$		• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	24	ns	
• Slew disabled   • $1.71 \le V_{DD} \le 2.7V$		• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	t <sub>io50</sub>	Port rise and fall time (high drive strength)				6
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		Slew disabled				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	7	ns	_
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	3	ns	_
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		Slew enabled				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	28	ns	_
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	14	ns	_
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	t <sub>io50</sub>	Port rise and fall time (low drive strength)				-1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		Slew disabled				
• Slew enabled		• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	18	ns	_
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	9	ns	_
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		Slew enabled				
$ t_{io60}                                    $		• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	48	ns	_
• Slew disabled		• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	24	ns	_
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	t <sub>io60</sub>	Port rise and fall time (high drive strength)				6
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		Slew disabled				
		• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	6	ns	_
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	3	ns	_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Slew enabled				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	28	ns	_
• Slew disabled		• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	14	ns	_
	t <sub>io60</sub>	Port rise and fall time (low drive strength)				-1
• $2.7 \le V_{DD} \le 3.6V$		Slew disabled				
• Slew enabled  • 1.71 ≤ V <sub>DD</sub> ≤ 2.7V — 48 ns —		• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	18	ns	_
• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V — 48 ns —		• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	6	ns	_
		Slew enabled				
• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V — 24 ns —		• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	48	ns	_
		• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V	_	24	ns	_

<sup>1.</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.

<sup>2.</sup> The greater synchronous and asynchronous timing must be met.

<sup>3.</sup> This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.

<sup>4. 75</sup> pF load

<sup>5. 15</sup> pF load

<sup>6. 25</sup> pF load

# 5.4 Thermal specifications

## 5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature <sup>1</sup>	-40	105	°C

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed maximum  $T_J$ . The simplest method to determine  $T_J$  is:

 $T_J = T_A + R_{\theta JA} x$  chip power dissipation

#### 5.4.2 Thermal attributes

Board type	Symbol	Description	256 MAPBGA	Unit	Notes
Single-layer (1s)	$R_{ heta JA}$	Thermal resistance, junction to ambient (natural convection)	43	°C/W	1, 2
Four-layer (2s2p)	$R_{ heta JA}$	Thermal resistance, junction to ambient (natural convection)	28	°C/W	1,2, 3
Single-layer (1s)	R <sub>ӨЈМА</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	36	°C/W	1,3
Four-layer (2s2p)	R <sub>ӨЈМА</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	25	°C/W	1,3
_	R <sub>eJB</sub>	Thermal resistance, junction to board	17	°C/W	4
_	R <sub>eJC</sub>	Thermal resistance, junction to case	8	°C/W	5
_	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	2	°C/W	6

#### Peripheral operating requirements and behaviors

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions*—Natural Convection (Still Air) with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Determined according to JEDEC Standard JESD51-6, *Integrated Circuits Thermal Test Method Environmental Conditions*—Forced Convection (Moving Air) with the board horizontal.
- 4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions Junction-to-Board*. Board temperature is measured on the top surface of the board near the package.
- 5. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 6. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions*—Natural Convection (Still Air).

# 5.5 Power sequencing

Voltage supplies must be sequenced in the proper order to avoid damaging internal diodes. There is no limit on how long after one supply powers up before the next supply must power up. Note that  $V_{DD}$  and  $V_{DD\ INT}$  can use the same power source.

The power-up sequence is:

- 1.  $V_{DD}/V_{DDA}$
- $V_{DD\_INT}$
- 3.  $V_{DD\ DDR}$

The power-down sequence is the reverse:

- 1.  $V_{DD\ DDR}$
- $V_{DD\_INT}$
- 3.  $V_{DD}/V_{DDA}$

## 6 Peripheral operating requirements and behaviors

#### 6.1 Core modules

#### 6.1.1 Debug trace timing specifications

Table 12. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T <sub>cyc</sub>	Clock period	Frequency dependent		MHz
T <sub>wl</sub>	Low pulse width	2	_	ns

Table continues on the next page...

K70 Sub-Family, Rev. 7, 02/2018

Table 12. Debug trace operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit
T <sub>wh</sub>	High pulse width	2	_	ns
T <sub>r</sub>	Clock and data rise time	_	3	ns
T <sub>f</sub>	Clock and data fall time	_	3	ns
T <sub>s</sub>	Data setup	3	_	ns
T <sub>h</sub>	Data hold	2	_	ns




Figure 5. TRACE\_CLKOUT specifications




Figure 6. Trace data specifications

#### 6.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	25	
	Serial Wire Debug	0	50	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
		20	_	ns

Table 13. JTAG limited voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
	JTAG and CJTAG	10	_	ns
	Serial Wire Debug			
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	2.4	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns
J11	TCLK low to TDO data valid	_	17	ns
J12	TCLK low to TDO high-Z	_	17	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 14. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
	Serial Wire Debug	0	40	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	25	_	ns
	Serial Wire Debug	12.5	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	2.4	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	_	ns
J11	TCLK low to TDO data valid	_	22.1	ns
J12	TCLK low to TDO high-Z	_	22.1	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns




Figure 7. Test clock input timing




Figure 8. Boundary scan (JTAG) timing




Figure 9. Test Access Port timing




Figure 10. TRST timing

# 6.2 System modules

There are no specifications necessary for the device's system modules.

#### 6.3 Clock modules

K70 Sub-Family, Rev. 7, 02/2018

# 6.3.1 MCG specifications

Table 15. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>		frequency (slow clock) — nominal VDD and 25 °C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference trimmed	frequency (slow clock) — user	31.25	_	39.0625	kHz	
$\Delta_{fdco\_res\_t}$		ned average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1
$\Delta f_{dco\_res\_t}$		ned average DCO output voltage and temperature — y	_	± 0.2	± 0.5	%f <sub>dco</sub>	1
$\Delta f_{dco\_t}$		rimmed average DCO output ed voltage and temperature	_	± 4.5	_	%f <sub>dco</sub>	1
f <sub>intf_ft</sub>		frequency (fast clock) — nominal VDD and 25°C	_	4	_	MHz	
f <sub>intf_t</sub>	Internal reference trimmed at nomina	frequency (fast clock) — user Il VDD and 25°C	3	_	5	MHz	
f <sub>loc_low</sub>	Loss of external cl RANGE = 00	ock minimum frequency —	(3/5) x f <sub>ints_t</sub>	_	_	kHz	
f <sub>loc_high</sub>	Loss of external cl RANGE = 01, 10,		(16/5) x f <sub>ints_t</sub>	_	_	kHz	
		F	_L	<u> </u>			1
f <sub>fII_ref</sub>	FLL reference free	uency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS=00) $640 \times f_{fil\_ref}$	20	20.97	25	MHz	2, 3
		Mid range (DRS=01) $1280 \times f_{fll\_ref}$	40	41.94	50	MHz	
		Mid-high range (DRS=10) $1920 \times f_{fll\_ref}$	60	62.91	75	MHz	
		High range (DRS=11) $2560 \times f_{fll\_ref}$	80	83.89	100	MHz	
dco_t_DMX32	DCO output frequency	Low range (DRS=00) $732 \times f_{\text{fll\_ref}}$	_	23.99	_	MHz	4, 5
		Mid range (DRS=01) 1464 × f <sub>fil ref</sub>	_	47.97	_	MHz	
		Mid-high range (DRS=10) $2197 \times f_{fill ref}$	_	71.99	_	MHz	
		High range (DRS=11)  2929 × f <sub>fll_ref</sub>	_	95.98	_	MHz	
J <sub>cyc_fll</sub>	FLL period jitter	1	_	180	_	ps	

#### Table 15. MCG specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	<ul> <li>f<sub>VCO</sub> = 48 MHz</li> <li>f<sub>VCO</sub> = 98 MHz</li> </ul>	_	150	_		
t <sub>fll_acquire</sub>	FLL target frequency acquisition time	_	_	1	ms	6
	PLI	_0,1				
f <sub>pll_ref</sub>	PLL reference frequency range	8	_	16	MHz	
f <sub>vcoclk_2x</sub>	VCO output frequency	180	_	360	MHz	
$f_{\text{vcoclk}}$	PLL output frequency	90	_	180	MHz	
f <sub>vcoclk_90</sub>	PLL quadrature output frequency	90	_	180	MHz	
I <sub>pll</sub>	PLL0 operating current  • VCO @ 184 MHz (f <sub>osc_hi_1</sub> = 32 MHz, f <sub>pll_ref</sub> = 8 MHz, VDIV multiplier = 23)	_	2.8	_	mA	
I <sub>pll</sub>	PLL0 operating current  • VCO @ 360 MHz (f <sub>osc_hi_1</sub> = 32 MHz, f <sub>pll_ref</sub> = 8 MHz, VDIV multiplier = 45)	_	4.7	_	mA	7
I <sub>pll</sub>	PLL1 operating current  • VCO @ 184 MHz (f <sub>osc_hi_1</sub> = 32 MHz, f <sub>pll_ref</sub> = 8 MHz, VDIV multiplier = 23)	_	2.3	_	mA	7
I <sub>pll</sub>	PLL1 operating current  • VCO @ 360 MHz (f <sub>osc_hi_1</sub> = 32 MHz, f <sub>pll_ref</sub> = 8 MHz, VDIV multiplier = 45)	_	3.6	_	mA	7
t <sub>pll_lock</sub>	Lock detector detection time	_	_	100 × 10 <sup>-6</sup> + 1075(1/ f <sub>pll_ref</sub> )	S	8
J <sub>cyc_pll</sub>	PLL period jitter (RMS)					9
	• f <sub>vco</sub> = 180 MHz	_	100	_	ps	
	• f <sub>vco</sub> = 360 MHz	_	75	_	ps	
J <sub>acc_pll</sub>	PLL accumulated jitter over 1µs (RMS)					10
	• f <sub>vco</sub> = 180 MHz	_	600	_	ps	
	• f <sub>vco</sub> = 360 MHz	_	300	_	ps	

- This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- 3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation  $(\Delta f_{dco\_t})$  over voltage and temperature should be considered.
- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 8. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 10. Accumulated jitter depends on VCO frequency and VDIV.

# 6.3.2 Oscillator electrical specifications

# 6.3.2.1 Oscillator DC electrical specifications Table 16. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz (RANGE=01)	_	300	_	μΑ	
	• 16 MHz	_	950	_	μΑ	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I <sub>DDOSC</sub>	Supply current — high-gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μA	
	• 4 MHz	_	400	_	μΑ	
	• 8 MHz (RANGE=01)	_	500	_	μΑ	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	MΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	

Table 16. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

- 1. V<sub>DD</sub>=3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x$  and  $C_y$  can be provided by using either integrated capacitors or external components.
- 4. When low-power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

# 6.3.2.2 Oscillator frequency specifications Table 17. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	1
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	60	MHz	2, 3
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	1000	_	ms	4, 5
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	500	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Frequencies less than 8 MHz are not in the PLL range.
- 2. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 3. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.

K70 Sub-Family, Rev. 7, 02/2018

#### Peripheral operating requirements and behaviors

- 4. Proper PC board layout procedures must be followed to achieve specifications.
- Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

#### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

#### 6.3.3 32 kHz oscillator electrical characteristics

# 6.3.3.1 32 kHz oscillator DC electrical specifications Table 18. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>BAT</sub>	Supply voltage	1.71	_	3.6	V
R <sub>F</sub>	Internal feedback resistor	_	100	_	ΜΩ
C <sub>para</sub>	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V <sub>pp</sub> <sup>1</sup>	Peak-to-peak amplitude of oscillation	_	0.6	_	V

<sup>1.</sup> When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

# 6.3.3.2 32 kHz oscillator frequency specifications Table 19. 32 kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal	_	32.768	_	kHz	
t <sub>start</sub>	Crystal start-up time	_	1000	_	ms	1
V <sub>ec_extal32</sub>	Externally provided input clock amplitude	700	_	$V_{BAT}$	mV	2, 3

- 1. Proper PC board layout procedures must be followed to achieve specifications.
- 2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- 3. The parameter specified is a peak-to-peak value and  $V_{IH}$  and  $V_{IL}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{SS}$  to  $V_{BAT}$ .

### 6.4 Memories and memory interfaces

### 6.4.1 Flash (FTFE) electrical specifications

This section describes the electrical characteristics of the FTFE module.

K70 Sub-Family, Rev. 7, 02/2018

## 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 20. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm8</sub>	Program Phrase high-voltage time	_	7.5	18	μs	
t <sub>hversscr</sub>	Erase Flash Sector high-voltage time	_	13	113	ms	1
t <sub>hversblk128k</sub>	Erase Flash Block high-voltage time for 128 KB	_	104	1808	ms	1
t <sub>hversblk256k</sub>	Erase Flash Block high-voltage time for 256 KB	_	208	3616	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 6.4.1.2 Flash timing specifications — commands Table 21. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t <sub>rd1blk128k</sub>	128 KB data flash	_	_	0.5	ms	
t <sub>rd1blk256k</sub>	256 KB program flash	_	_	1.0	ms	
	256 KB data flash					
t <sub>rd1sec4k</sub>	Read 1s Section execution time (4 KB flash)	_	_	100	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	80	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	40	μs	1
t <sub>pgm8</sub>	Program Phrase execution time	_	70	150	μs	
	Erase Flash Block execution time					2
t <sub>ersblk128k</sub>	128 KB data flash	_	110	925	ms	
t <sub>ersblk256k</sub>	256 KB program flash	_	220	1850	ms	
	256 KB data flash					
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	15	115	ms	2
t <sub>pgmsec4k</sub>	Program Section execution time (4KB flash)	_	20	_	ms	
	Read 1s All Blocks execution time					
t <sub>rd1allx</sub>	FlexNVM devices	_	_	3.4	ms	
t <sub>rd1alln</sub>	Program flash only devices	_	_	3.4	ms	
t <sub>rdonce</sub>	Read Once execution time	_	_	30	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	70	_	μs	
t <sub>ersall</sub>	Erase All Blocks execution time	_	650	5600	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1
	Swap Control execution time					

Table continues on the next page...

K70 Sub-Family, Rev. 7, 02/2018

NXP Semiconductors 35

#### Peripheral operating requirements and behaviors

Table 21. Flash command timing specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>swapx01</sub>	control code 0x01	_	200	_	μs	
t <sub>swapx02</sub>	control code 0x02	_	70	150	μs	
t <sub>swapx04</sub>	control code 0x04	_	70	150	μs	
t <sub>swapx08</sub>	control code 0x08	_	_	30	μs	
	Program Partition for EEPROM execution time					
t <sub>pgmpart64k</sub>	64 KB EEPROM backup	_	235	_	ms	
t <sub>pgmpart256k</sub>	• 256 KB EEPROM backup	_	240	_	ms	
	Set FlexRAM Function execution time:					
t <sub>setramff</sub>	Control Code 0xFF	_	205	_	μs	
t <sub>setram64k</sub>	64 KB EEPROM backup	_	1.6	2.5	ms	
t <sub>setram128k</sub>	128 KB EEPROM backup	_	2.7	3.8	ms	
t <sub>setram256k</sub>	256 KB EEPROM backup	_	4.8	6.2	ms	
t eewr8bers	Byte-write to erased FlexRAM location execution time	_	140	225	μs	3
	Byte-write to FlexRAM execution time:					
t <sub>eewr8b64k</sub>	64 KB EEPROM backup	_	400	1700	μs	
t <sub>eewr8b128k</sub>	128 KB EEPROM backup	_	450	1800	μs	
t <sub>eewr8b256k</sub>	256 KB EEPROM backup	_	525	2000	μs	
t eewr16bers	16-bit write to erased FlexRAM location execution time	_	140	225	μs	
	16-bit write to FlexRAM execution time:					
t <sub>eewr16b64k</sub>	64 KB EEPROM backup	_	400	1700	μs	
t <sub>eewr16b128k</sub>	128 KB EEPROM backup	_	450	1800	μs	
t <sub>eewr16b256k</sub>	256 KB EEPROM backup	_	525	2000	μs	
t <sub>eewr32bers</sub>	32-bit write to erased FlexRAM location execution time	_	180	275	μs	
	32-bit write to FlexRAM execution time:					
t <sub>eewr32b64k</sub>	64 KB EEPROM backup	_	475	1850	μs	
t <sub>eewr32b128k</sub>	128 KB EEPROM backup	_	525	2000	μs	
t <sub>eewr32b256k</sub>	• 256 KB EEPROM backup	_	600	2200	μs	

<sup>1.</sup> Assumes 25MHz or greater flash clock frequency.

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.

<sup>3.</sup> For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

# 6.4.1.3 Flash high voltage current behaviors Table 22. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	3.5	7.5	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

# 6.4.1.4 Reliability specifications

Table 23. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes		
Program Flash								
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years			
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years			
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2		
Data Flash								
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	50	_	years			
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	20	100	_	years			
n <sub>nvmcycd</sub>	Cycling endurance	10 K	50 K	_	cycles	2		
FlexRAM as EEPROM								
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance	5	50	_	years			
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	20	100	_	years			
n <sub>nvmcycee</sub>	Cycling endurance for EEPROM backup	20 K	50 K	_	cycles	2		
	Write endurance					3		
n <sub>nvmwree16</sub>	EEPROM backup to FlexRAM ratio = 16	70 K	175 K	_	writes			
n <sub>nvmwree128</sub>	EEPROM backup to FlexRAM ratio = 128	630 K	1.6 M	_	writes			
n <sub>nvmwree512</sub>	EEPROM backup to FlexRAM ratio = 512	2.5 M	6.4 M	_	writes			
n <sub>nvmwree2k</sub>	EEPROM backup to FlexRAM ratio = 2,048	10 M	25 M	_	writes			

<sup>1.</sup> Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

#### 6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

K70 Sub-Family, Rev. 7, 02/2018

<sup>2.</sup> Cycling endurance represents number of program/erase cycles at -40°C  $\leq$  T<sub>i</sub>  $\leq$  125°C.

<sup>3.</sup> Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM and the allocated EEPROM backup per subsystem. Minimum and typical values assume all 16-bit or 32-bit writes to FlexRAM; all 8-bit writes result in 50% less endurance.

The bytes not assigned to data flash via the FlexNVM partition code are used by the FTFE to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes\_subsystem = 
$$\frac{\text{EEPROM} - 2 \times \text{EEESPLIT} \times \text{EEESIZE}}{\text{EEESPLIT} \times \text{EEESIZE}} \times \text{Write\_efficiency} \times n_{\text{nvmcycee}}$$

#### where

- Writes\_subsystem minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with the Program Partition command
- EEESPLIT FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE allocated FlexRAM based on DEPART; entered with the Program Partition command
- Write\_efficiency
  - 0.25 for 8-bit writes to FlexRAM
  - 0.50 for 16-bit or 32-bit writes to FlexRAM
- n<sub>nymcycee</sub> EEPROM-backup cycling endurance




Figure 11. EEPROM backup writes to FlexRAM

# 6.4.2 EzPort switching specifications

Table 24. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EP1 EZP_CK frequency of operation (all commands except READ)		f <sub>SYS</sub> /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	_	f <sub>SYS</sub> /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t <sub>EZP_CK</sub>	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid	_	16	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EP9 EZP_CS negation to EZP_Q tri-state		12	ns




Figure 12. EzPort Timing Diagram

## 6.4.3 NAND flash controller specifications

The NAND flash controller (NFC) implements the interface to standard NAND flash memory devices. This section describes the timing parameters of the NFC.

In the following table:

- T<sub>H</sub> is the flash clock high time and
- T<sub>L</sub> is flash clock low time,

which are defined as:

$$T_{NFC} = T_L + T_H = \frac{T_{input clock}}{SCALER}$$

The SCALER value is derived from the fractional divider specified in the SIM's CLKDIV4 register:

$$SCALER = \frac{SIM\_CLKDIV4[NFCFRAC] + 1}{SIM\_CLKDIV4[NFCDIV] + 1}$$

In case the reciprocal of SCALER is an integer, the duty cycle of NFC clock is 50%, means  $T_H = T_L$ . In case the reciprocal of SCALER is not an integer:

$$T_L = (1 + SCALER / 2) x \frac{T_{NFC}}{2}$$

$$T_{H} = (1 - SCALER / 2) x \frac{T_{NFC}}{2}$$

For example, if SCALER is 0.2, then  $T_H = T_L = T_{NFC}/2$ .

However, if SCALER is 0.667, then  $T_L = 2/3 \times T_{NFC}$  and  $T_H = 1/3 \times T_{NFC}$ .



## **NOTE**

The reciprocal of SCALER must be a multiple of 0.5. For example, 1, 1.5, 2, 2.5, etc.

Table 25. NFC specifications

Num	Description	Min.	Max.	Unit
t <sub>CLS</sub>	NFC_CLE setup time	2T <sub>H</sub> + T <sub>L</sub> – 1	_	ns
t <sub>CLH</sub>	NFC_CLE hold time	T <sub>H</sub> + T <sub>L</sub> - 1	_	ns
t <sub>CS</sub>	NFC_CEn setup time	2T <sub>H</sub> + T <sub>L</sub> – 1	_	ns
t <sub>CH</sub>	NFC_CEn hold time	T <sub>H</sub> + T <sub>L</sub>	_	ns
t <sub>WP</sub>	NFC_WP pulse width	T <sub>L</sub> – 1	_	ns
t <sub>ALS</sub>	NFC_ALE setup time	2T <sub>H</sub> + T <sub>L</sub>	_	ns
t <sub>ALH</sub>	NFC_ALE hold time	T <sub>H</sub> + T <sub>L</sub>	_	ns
t <sub>DS</sub>	Data setup time	T <sub>L</sub> – 1	_	ns
t <sub>DH</sub>	Data hold time	T <sub>H</sub> – 1	_	ns
t <sub>WC</sub>	Write cycle time	T <sub>H</sub> + T <sub>L</sub> - 1	_	ns
t <sub>WH</sub>	NFC_WE hold time	T <sub>H</sub> – 1	_	ns
t <sub>RR</sub>	Ready to NFC_RE low	4T <sub>H</sub> + 3T <sub>L</sub> + 90	_	ns
t <sub>RP</sub>	NFC_RE pulse width	T <sub>L</sub> + 1	_	ns
t <sub>RC</sub>	Read cycle time	T <sub>L</sub> + T <sub>H</sub> – 1	_	ns
t <sub>REH</sub>	NFC_RE high hold time	T <sub>H</sub> – 1	_	ns
t <sub>IS</sub>	Data input setup time	11	_	ns




Figure 13. Command latch cycle timing




Figure 14. Address latch cycle timing




Figure 15. Write data latch cycle timing

42 NXP Semiconductors




Figure 16. Read data latch cycle timing in Slow mode




Figure 17. Read data latch cycle timing in Fast mode and EDO mode

# 6.4.4 DDR controller specifications

The following timing numbers must be followed to properly latch or drive data onto the DDR memory bus. All timing numbers are relative to the DQS byte lanes.

Table 26. DDR controller — AC timing specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Frequency of operation				2
	• DDR1	83.3	150	MHz	
	• DDR2	125 <sup>1</sup>	150	MHz	
	• LPDDR	50	150	MHz	
t <sub>DDRCK</sub>	Clock period				
	• DDR1	6.6	12	ns	
		6.6	8	ns	

Table continues on the next page...

Table 26. DDR controller — AC timing specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	• DDR2	6.6	20	ns	
	• LPDDR				
V <sub>OX-AC</sub>	DDRCK AC differential cross point voltage	0.5 x V <sub>DD_DDR</sub>	0.5 x V <sub>DD_DDR</sub>	V	
	• DDR1	- 0.2 V	+ 0.2 V	V	
	• DDR2	0.5 x V <sub>DD_DDR</sub> - 0.125 V	0.5 x V <sub>DD_DDR</sub> + 0.125 V	V	
	• LPDDR				
		0.4 x V <sub>DD_DDR</sub>	0.4 x V <sub>DD_DDR</sub>		
t <sub>DDRCKH</sub>	Pulse width high	0.45	0.55	t <sub>DDRCK</sub>	3
t <sub>DDRCKL</sub>	Pulse width low	0.45	0.55	t <sub>DDRCK</sub>	3
t <sub>CMV</sub>	Address, DDR_CKE, DDR_CAS, DDR_RAS, DDR_WE, DDR_CSn — output setup	0.5 x t <sub>DDRCK</sub> – 1	_	ns	4
t <sub>CMH</sub>	Address, DDR_CKE, DDR_CAS, DDR_RAS, DDR_WE, DDR_CSn — output hold	0.5 x t <sub>DDRCK</sub> – 1	_	ns	
t <sub>DQSS</sub>	DQS rising edge to CK rising edge	-0.2 x t <sub>DDRCK</sub>	0.2 x t <sub>DDRCK</sub>	ns	
t <sub>QS</sub>	Data and data mask output setup (DQ→DQS) relative to DQS (DDR write mode)	0.25 x t <sub>DDRCK</sub> – 1	_	ns	5, 6
t <sub>QH</sub>	Data and data mask output hold (DQS→DQ) relative to DQS (DDR write mode)	0.25 x t <sub>DDRCK</sub> – 1	_	ns	7
t <sub>DQSQ</sub>	DQS-DQ skew for DQS and associated DQ signals	- (0.25 x t <sub>DDRCK</sub> - 1)	0.25 x t <sub>DDRCK</sub> – 1	ns	8

- 1. This is minimum frequency of operation according to JEDEC DDR2 specification.
- 2. DDR data rate = 2 x DDR clock frequency
- 3. Pulse width high plus pulse width low cannot exceed min and max clock period.
- 4. Command output setup should be 1/2 the memory bus clock (t<sub>DDRCK</sub>) plus some minor adjustments for process, temperature, and voltage variations.
- 5. This specification relates to the required input setup time of DDR memories. The microprocessor's output setup should be larger than the input setup of the DDR memories. If it is not larger, then the input setup on the memory is in violation. DDR\_DQ[15:8] is relative to DDR\_DQS[1]; DDR\_DQS[1]; DDR\_DQS[0].
- 6. The first data beat is valid before the first rising edge of DQS and after the DQS write preamble. The remaining data beats are valid for each subsequent DQS edge.
- 7. This specification relates to the required hold time of DDR memories. DDR\_DQ[15:8] is relative to DDR\_DQS[1]; DDR\_DQ[7:0] is relative to DDR\_DQS[0]
- 8. Data input skew is derived from each DQS clock edge. It begins with a DQS transition and ends when the last data line becomes valid. This input skew must include DDR memory output skew and system level board skew (due to routing or other factors).




Figure 18. DDR write timing




Figure 19. DDR read timing




Figure 20. DDR read timing, DQ vs. DQS

## 6.4.5 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage		3.6	V	
	Frequency of operation	_	FB_CLK	MHz	
FB1	Clock period	20	_	ns	
FB2	Address, data, and control output valid	_	11.5	ns	1
FB3	Address, data, and control output hold	0.5	_	ns	1
FB4	Data and FB_TA input setup	8.5	_	ns	2
FB5	Data and FB_TA input hold	0.5	_	ns	2

Table 27. Flexbus limited voltage range switching specifications

- 1. Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.
- 2. Specification is valid for all FB\_AD[31:0] and FB\_TA.

Table 28. Flexbus full voltage range switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage		3.6	V	
	Frequency of operation		FB_CLK	MHz	
FB1	Clock period	1/FB_CLK	_	ns	
FB2	FB2 Address, data, and control output valid		13.5	ns	1
FB3	FB3 Address, data, and control output hold		_	ns	1

Table continues on the next page...

Table 28. Flexbus full voltage range switching specifications (continued)

Num	Description	Min.	Max.	Unit	Notes
FB4	Data and FB_TA input setup	13.7	_	ns	2
FB5	Data and FB_TA input hold	0.5	_	ns	2

- 1. Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.
- 2. Specification is valid for all FB\_AD[31:0] and FB\_TA.




Figure 21. FlexBus read timing diagram




Figure 22. FlexBus write timing diagram

# 6.5 Security and integrity modules

# 6.5.1 Drylce Tamper Electrical Specifications

Information about security-related modules is not included in this document and is available only after a nondisclosure agreement (NDA) has been signed. To request an NDA, please contact your local NXP sales representative.

# 6.6 Analog

## 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 29 and Table 30 are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

The ADCx\_DP2 and ADCx\_DM2 ADC inputs are connected to the PGA outputs and are not direct device pins. Accuracy specifications for these pins are defined in Table 31 and Table 32.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

6.6.1.1 16-bit ADC operating conditions

Table 29. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
$V_{REFH}$	ADC reference voltage high		1.13	V <sub>DDA</sub>	$V_{DDA}$	V	
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
$V_{ADIN}$	Input voltage	16-bit differential mode	VREFL	_	31/32 × VREFH	V	
		All other modes	VREFL	_	VREFH		
C <sub>ADIN</sub>	Input capacitance	16-bit mode	_	8	10	pF	
		8-bit / 10-bit / 12-bit modes	_	4	5		
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	
R <sub>AS</sub>	Analog source	13-bit / 12-bit modes					3
	resistance (external)	f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	18.0	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C <sub>rate</sub>	ADC conversion rate	≤ 13-bit modes					5

Table continues on the next page...

K70 Sub-Family, Rev. 7, 02/2018

NXP Semiconductors 49

Table 29. 16-bit ADC operating conditions (continu	ıed)
--	------

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
		No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	_	818.330	kS/s	
C <sub>rate</sub>	ADC conversion rate	16-bit mode  No ADC hardware averaging  Continuous conversions enabled, subsequent conversion time	37.037	_	461.467	kS/s	5

- 1. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 1.0 \text{ MHz}$ , unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.
- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 23. ADC input impedance equivalency diagram

### 6.6.1.2 16-bit ADC electrical characteristics

Table 30. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC asynchronous	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> = 1/
	clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	f <sub>ADACK</sub>
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter t	for sample ti	mes			1
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
	inounty	• <12-bit modes	_	±0.2	-0.3 to 0.5		
INL	Integral non-linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	$V_{ADIN} = V_{DDA}^{5}$
		• <12-bit modes		-1.4	-1.8		
EQ	Quantization error	16-bit modes		-1 to 0	_	LSB <sup>4</sup>	
		• ≤13-bit modes	_	-	±0.5		
ENOB	Effective number of	16-bit differential mode					6
	bits	• Avg = 32	12.8	14.5	_	bits	
		• Avg = 4	11.9	13.8	_	bits	
		16-bit single-ended mode					
		• Avg = 32	12.2	13.9	_	bits	
		• Avg = 4	11.4	13.1	_		
		<b>-</b>				bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02 ×	ENOB +	1.76	dB	
THD	Total harmonic	16-bit differential mode				dB	7
	distortion	• Avg = 32	_	-94	_	dB	
		16-bit single-ended mode		25			
		• Avg = 32	_	-85	_		
SFDR	Spurious free	16-bit differential mode			_	dB	7
	dynamic range	• Avg = 32	82	95	_		
		1017	_		_	dB	
		16-bit single-ended mode	78	90			

Table continues on the next page...

Table 30. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
		• Avg = 32					
E <sub>IL</sub>	Input leakage error			$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	8

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
- Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{RFFH} V_{RFFI})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz

Typical ADC 16-bit Differential ENOB vs ADC Clock 100Hz, 90% FS Sine Input 15.00 14.70 14.40 14.10 13.80 13.50 13.20 12.90 12.60 Hardware Averaging Disabled Averaging of 4 samples 12.30 Averaging of 8 samples Averaging of 32 samples

Figure 24. Typical ENOB vs. ADC\_CLK for 16-bit differential mode

ADC Clock Frequency (MHz)

52 NXP Semiconductors




Figure 25. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

# 6.6.1.3 16-bit ADC with PGA operating conditions Table 31. 16-bit ADC with PGA operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	
V <sub>REFPGA</sub>	PGA ref voltage		VREF_OU T	VREF_OU T	VREF_OU T	V	2, 3
V <sub>ADIN</sub>	Input voltage		V <sub>SSA</sub>	_	$V_{DDA}$	V	
V <sub>CM</sub>	Input Common Mode range		V <sub>SSA</sub>	_	$V_{DDA}$	V	
R <sub>PGAD</sub>	Differential input	Gain = 1, 2, 4, 8	_	128	_	kΩ	IN+ to IN-4
	impedance	Gain = 16, 32	_	64	_		
		Gain = 64	_	32	_		
R <sub>AS</sub>	Analog source resistance		_	100	_	Ω	5
T <sub>S</sub>	ADC sampling time		1.25	_	_	μs	6
C <sub>rate</sub>	ADC conversion rate	≤ 13 bit modes  No ADC hardware averaging  Continuous conversions enabled  Peripheral clock = 50 MHz	18.484	_	450	Ksps	7
		16 bit modes	37.037	_	250	Ksps	8

Table 31. 16-bit ADC with PGA operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
		No ADC hardware averaging					
		Continuous conversions enabled					
		Peripheral clock = 50 MHz					

- Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 6 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. ADC must be configured to use the internal voltage reference (VREF\_OUT)
- 3. PGA reference is internally connected to the VREF\_OUT pin. If the user wishes to drive VREF\_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
- 4. For single ended configurations the input impedance of the driven input is R<sub>PGAD</sub>/2
- 5. The analog source resistance (R<sub>AS</sub>), external to MCU, should be kept as minimum as possible. Increased R<sub>AS</sub> causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
- 6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25µs time should be allowed for F<sub>in</sub>=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
- 7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
- 8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

# 6.6.1.4 16-bit ADC with PGA characteristics Table 32. 16-bit ADC with PGA characteristics

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
I <sub>DDA_PGA</sub>	Supply current	Low power (ADC_PGA[PGALPb]=0)	_	420	644	μA	2
I <sub>DC_PGA</sub>	Input DC current		$\frac{2}{R_{\text{PGAD}}} \left( \frac{\left(V_{\text{REFPGA}} \times 0.583\right) - V_{\text{CM}}}{(\text{Gain+1})} \right)$			А	3
		Gain =1, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.5V	_	1.54	_	μΑ	
		Gain =64, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.1V	_	0.57	_	μA	
G	Gain <sup>4</sup>	• PGAG=0	0.95	1	1.05		R <sub>AS</sub> < 100Ω
		• PGAG=1	1.9	2	2.1		
		• PGAG=2	3.8	4	4.2		
		• PGAG=3	7.6	8	8.4		
		• PGAG=4	15.2	16	16.6		
		• PGAG=5	30.0	31.6	33.2		
		• PGAG=6	58.8	63.3	67.8		
BW	Input signal	16-bit modes	_	_	4	kHz	
	bandwidth	• < 16-bit modes		_	40	kHz	
PSRR	Power supply rejection ratio	Gain=1	_	-84	_	dB	V <sub>DDA</sub> = 3V ±100mV,

Table continues on the next page...

Table 32. 16-bit ADC with PGA characteristics (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
							f <sub>VDDA</sub> = 50Hz, 60Hz
CMRR	Common mode rejection ratio	• Gain=1 • Gain=64	_ _	-84 -85	_ _	dB dB	V <sub>CM</sub> = 500mVpp, f <sub>VCM</sub> = 50Hz, 100Hz
V <sub>OFS</sub>	Input offset voltage	Chopping disabled (ADC_PGA[PGACHPb] =1) Chopping enabled (ADC_PGA[PGACHPb] =0)	_	2.4 0.2	_	mV mV	Output offset = V <sub>OFS</sub> *(Gain+1)
T <sub>GSW</sub>	Gain switching settling time	=0)	_	_	10	μs	5
dG/dT	Gain drift over full temperature range	• Gain=1 • Gain=64	_ _	6 31	10 42	ppm/°C	
dG/dV <sub>DDA</sub>	Gain drift over supply voltage	• Gain=1 • Gain=64	_ _	0.07 0.14	0.21 0.31	%/V %/V	V <sub>DDA</sub> from 1.71 to 3.6V
E <sub>IL</sub>	Input leakage error	All modes		$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
V <sub>PP,DIFF</sub>	Maximum differential input signal swing		(min(v	√ <sub>x</sub> ,V <sub>DDA</sub> −V <sub>x</sub> ). Gain	<u>-0.2)×4</u> )	V	6
			where V	x = V <sub>REFPG</sub>	A × 0.583		
SNR	Signal-to-noise ratio	• Gain=1 • Gain=64	80 52	90 66	_ _	dB dB	16-bit differential mode, Average=32
THD	Total harmonic distortion	• Gain=1 • Gain=64	85 49	100 95		dB dB	16-bit differential mode, Average=32, f <sub>in</sub> =100Hz
SFDR	Spurious free dynamic range	• Gain=1 • Gain=64	85 53	105 88		dB dB	16-bit differential mode, Average=32, f <sub>in</sub> =100Hz
ENOB	Effective number of bits	<ul><li>Gain=1, Average=4</li><li>Gain=1, Average=8</li></ul>	11.6 8.0	13.4 13.6	_ _	bits bits	16-bit differential mode,f <sub>in</sub> =100H
		<ul><li>Gain=64, Average=4</li><li>Gain=64, Average=8</li></ul>	7.2 6.3	9.6 9.6	_ _	bits bits	
			12.8	14.5	_	bits	

Table continues on the next page...

Table 32. 16-bit ADC with PGA characteristics (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
		Gain=1, Average=32	11.0	14.3	_	bits	
		• Gain=2, Average=32	7.9	13.8	_	bits	
		• Gain=4, Average=32	7.3	13.1	_	bits	
		• Gain=8, Average=32	6.8	12.5	_	bits	
		• Gain=16, Average=32	6.8	11.5	_	bits	
		• Gain=32, Average=32	7.5	10.6	_	bits	
		• Gain=64, Average=32					
SINAD	Signal-to-noise plus distortion ratio	See ENOB	6.02 × ENOB + 1.76		dB		

- 1. Typical values assume  $V_{DDA}$  =3.0V, Temp=25°C,  $f_{ADCK}$ =6MHz unless otherwise stated.
- 2. This current is a PGA module adder, in addition to ADC conversion currents.
- 3. Between IN+ and IN-. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage (V<sub>CM</sub>) and the PGA gain.
- 4. Gain =  $2^{PGAG}$
- 5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
- 6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.

## 6.6.2 CMP and 6-bit DAC electrical specifications

Table 33. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μΑ
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μΑ
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> - 0.3	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μΑ

Table continues on the next page...

Table 33. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ =0.6 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
- 3. 1 LSB = V<sub>reference</sub>/64




Figure 26. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)




Figure 27. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

## 6.6.3 12-bit DAC electrical characteristics

# 6.6.3.1 12-bit DAC operating requirements Table 34. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
C <sub>L</sub>	Output load capacitance	_	100	pF	2
ΙL	Output load current	_	1	mA	

<sup>1.</sup> The DAC reference can be selected to be  $V_{\text{DDA}}$  or  $V_{\text{REF\_OUT}}.$ 

<sup>2.</sup> A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

# 6.6.3.2 12-bit DAC operating behaviors Table 35. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub> P	Supply current — low-power mode	_	_	150	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	_	_	700	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08)  — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	_	_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> ≥ 2.4 V	60	_	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance (load = 3 kΩ)	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP <sub>HP</sub> )	1.2	1.7	_		
	• Low power (SP <sub>LP</sub> )	0.05	0.12	_		
CT	Channel to channel cross talk	_		-80	dB	
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	_		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV with  $V_{DDA}$  > 2.4 V
- 5. Calculated by a best fit curve from  $V_{SS}$  + 100 mV to  $V_{DACR}$  100 mV
- 6. V<sub>DDA</sub> = 3.0 V, reference select set for V<sub>DDA</sub> (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 28. Typical INL error vs. digital code




Figure 29. Offset at half scale vs. temperature

# 6.6.4 Voltage reference electrical specifications

Table 36. VREF full-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71 3.6		V	
T <sub>A</sub>	Temperature	Operating t range of t		°C	
C <sub>L</sub>	Output load capacitance	100		nF	1, 2

- 1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference
- 2. The load capacitance should not exceed  $\pm$ -25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

Table 37. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25C	1.1915	1.195	1.1977	V	1
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	_	1.2376	V	1
V <sub>out</sub>	Voltage reference output — user trim	1.193	_	1.197	V	1
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	1
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV	1
I <sub>bg</sub>	Bandgap only current	_	_	80	μA	1
I <sub>hp</sub>	High-power buffer current	_	_	1	mA	1
$\Delta V_{LOAD}$	Load regulation				mV	1, 2
	• current = + 1.0 mA	_	2	_		
	• current = - 1.0 mA	_	5	_		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

- 1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
- 2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

Table 38. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	

Table 39. VREF limited-range operating behaviors

	Symbol	Description	Min.	Max.	Unit	Notes
I	V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

## 6.7 Timers

See General switching specifications.

## 6.8 Communication interfaces

# 6.8.1 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

## 6.8.1.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

Symbol	Description	Min.	Max.	Unit
_	RXCLK frequency	_	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	_	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	_	ns
_	TXCLK frequency	_	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	_	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	_	25	ns

Table 40. MII signal switching specifications




Figure 30. RMII/MII transmit signal timing diagram

NXP Semiconductors

63




Figure 31. RMII/MII receive signal timing diagram

# 6.8.1.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

Num **Description** Min. Max. Unit EXTAL frequency (RMII input clock RMII\_CLK) MHz 50 RMII1 RMII\_CLK pulse width high 35% 65% RMII CLK period RMII2 RMII\_CLK pulse width low 35% 65% RMII\_CLK period RMII3 RXD[1:0], CRS\_DV, RXER to RMII\_CLK setup 4 ns RMII4 RMII\_CLK to RXD[1:0], CRS\_DV, RXER hold 2 ns RMII7 RMII\_CLK to TXD[1:0], TXEN invalid 4 ns RMII\_CLK to TXD[1:0], TXEN valid RMII8 15

Table 41. RMII signal switching specifications

# 6.8.1.3 MDIO serial management timing specifications Table 42. MDIO serial management channel signal timing

Num	Characteristic	Min	Max	Unit
E10	MDC cycle time	400	_	ns
E11	MDC pulse width	40	60	% t <sub>MDC</sub>
E12	MDC to MDIO output valid	Fsys period	_	ns
E13	MDC to MDIO output invalid	Fsys period <sup>1</sup>	_	ns
E14	MDIO input to MDC setup	10	_	ns
E15	MDIO input to MDC hold	0	_	ns

1. MDIO output valid and hold time can be adjusted using the ENET\_MSCR[HOLDTIME] field. The minimum specification shown here is for the default ENET\_MSCR value, where HOLDTIME = 0. The minimum output valid and output hold times can be increased by changing the HOLDTIME register field




Figure 32. MDIO serial management channel timing diagram

# 6.8.2 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.

### **NOTE**

The MCGPLLCLK meets the USB jitter and signaling rate specifications for certification with the use of an external clock/ crystal for both Device and Host modes.

The MCGFLLCLK does not meet the USB jitter or signaling rate specifications for certification.

# 6.8.3 USB DCD electrical specifications

Table 43. USB0 DCD electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DP_SRC</sub>	USB_DP source voltage (up to 250 μA)	0.5	_	0.7	V
$V_{LGC}$	Threshold voltage for logic high	0.8	_	2.0	V
I <sub>DP_SRC</sub>	USB_DP source current	7	10	13	μΑ
I <sub>DM_SINK</sub>	USB_DM sink current	50	100	150	μΑ
R <sub>DM_DWN</sub>	D- pulldown resistance for data pin contact detect	14.25	_	24.8	kΩ
V <sub>DAT_REF</sub>	Data detect voltage	0.25	0.325	0.4	V

# 6.8.4 USB VREG electrical specifications

## Table 44. USB VREG electrical specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	_	5.5	V	
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	125	186	μA	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	_	1.1	10	μA	
I <sub>DDoff</sub>	Quiescent current — Shutdown mode  • VREGIN = 5.0 V and temperature=25 °C  • Across operating voltage and temperature	_ _	650 —	4	nA μA	
I <sub>LOADrun</sub>	Maximum load current — Run mode	_	_	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode	_	_	1	mA	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) > 3.6 V					
	Run mode	3	3.3	3.6	V	
	Standby mode	2.1	2.8	3.6	V	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	_	3.6	V	2
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	_	100	mΩ	
I <sub>LIM</sub>	Short circuit current	_	290	_	mA	

- 1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.
- 2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.

# 6.8.5 ULPI timing specifications

The ULPI interface is fully compliant with the industry standard UTMI+ Low Pin Interface. Control and data timing requirements for the ULPI pins are given in the following table. These timings apply to synchronous mode only. All timings are measured with respect to the clock as seen at the USB\_CLKIN pin.

Table 45. ULPI timing specifications

Num	Description	Min.	Тур.	Max.	Unit
	USB_CLKIN operating frequency	_	60	_	MHz

Table continues on the next page...

Table 45. ULPI timing specifications (continued)

Num	Description	Min.	Тур.	Max.	Unit
	USB_CLKIN duty cycle	_	50	_	%
U1	USB_CLKIN clock period	_	16.67	_	ns
U2	Input setup (control and data)	5	_	_	ns
U3	Input hold (control and data)	1	_	_	ns
U4	Output valid (control and data)	_	_	9.5	ns
U5	Output hold (control and data)	1	_	_	ns




Figure 33. ULPI timing diagram

# 6.8.6 CAN switching specifications

See General switching specifications.

# 6.8.7 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface DSPI provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic DSPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	30	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	15	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

Table 46. Master mode DSPI timing (limited voltage range)

- 1. The delay is programmable in DSPIx\_CTARn[PSSCK] and DSPIx\_CTARn[CSSCK].
- The delay is programmable in DSPIx\_CTARn[PASC] and DSPIx\_CTARn[ASC].




Figure 34. DSPI classic DSPI timing — master mode

Table 47. Slave mode DSPI timing (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		15	MHz
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	_	ns

Table continues on the next page...

Table 47. Slave mode DSPI timing (limited voltage range) (continued)

Num	Description	Min.	Max.	Unit
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	10	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	14	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	14	ns




Figure 35. DSPI classic DSPI timing — slave mode

# 6.8.8 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface DSPI provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 48. Master mode DSPItiming (full voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	15	MHz	
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) – 4	_	ns	2

Table continues on the next page...

Table 48. Master mode DSPItiming (full voltage range) (continued)

Num	Description	Min.	Max.	Unit	Notes
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	20.5	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

- 1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
- 2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
- 3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 36. DSPI classic SPI timing — master mode

Table 49. Slave mode DSPI timing (full voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	7.5	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	20	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	19	ns




Figure 37. DSPI classic SPI timing — slave mode

# 6.8.9 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing Table 50. I<sup>2</sup>C timing

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400 <sup>1</sup>	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.25	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0 <sup>2</sup>	3.45 <sup>3</sup>	04	0.9 <sup>2</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>5</sup>	_	100 <sup>3,6</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

- 1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using a pin configured for high drive across the full voltage range and when using the a pin configured for low drive with VDD ≥ 2.7 V.
- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
  lines.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 6. A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I2C bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a

device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$  ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.

7.  $C_b = \text{total capacitance of the one bus line in pF.}$ 




Figure 38. Timing definition for fast and standard mode devices on the I<sup>2</sup>C bus

## 6.8.10 UART switching specifications

See General switching specifications.

# 6.8.11 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

Table 51. SDHC switching specifications over a limited operating voltage range

Num	Symbol	Description	Min.	Max.	Unit			
		Operating voltage	2.7	3.6	V			
	Card input clock							
SD1	fpp	Clock frequency (low speed)	0	400	kHz			
	fpp	Clock frequency (SD\SDIO full speed\high speed)	0	25\40	MHz			
	fpp	Clock frequency (MMC full speed\high speed)	0	25\50	MHz			
	f <sub>OD</sub>	Clock frequency (identification mode)	0	400	kHz			
SD2	t <sub>WL</sub>	Clock low time	7	_	ns			
SD3	t <sub>WH</sub>	Clock high time	7	_	ns			
SD4	t <sub>TLH</sub>	Clock rise time	_	3	ns			
SD5	t <sub>THL</sub>	Clock fall time	_	3	ns			
		SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)						
SD6	t <sub>OD</sub>	SDHC output delay (output valid)	-5	6.5	ns			
	SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)							
SD7	t <sub>ISU</sub>	SDHC input setup time	5	_	ns			
SD8	t <sub>IH</sub>	SDHC input hold time	0	_	ns			

Table 52. SDHC switching specifications over the full operating voltage range

Num	Symbol	Description	Min.	Max.	Unit		
		Operating voltage	1.71	3.6	V		
	Card input clock						
SD1	fpp	Clock frequency (low speed)	0	400	kHz		
	fpp	Clock frequency (SD\SDIO full speed\high speed)	0	25\40	MHz		
	fpp	Clock frequency (MMC full speed\high speed)	0	25\50	MHz		
	f <sub>OD</sub>	Clock frequency (identification mode)	0	400	kHz		
SD2	t <sub>WL</sub>	Clock low time	7	_	ns		
SD3	t <sub>WH</sub>	Clock high time	7	_	ns		
SD4	t <sub>TLH</sub>	Clock rise time	_	3	ns		
SD5	t <sub>THL</sub>	Clock fall time	_	3	ns		
		SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)					
SD6	t <sub>OD</sub>	SDHC output delay (output valid)	-5	6.5	ns		
	SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)						
SD7	t <sub>ISU</sub>	SDHC input setup time	5	_	ns		
SD8	t <sub>IH</sub>	SDHC input hold time	1.3	_	ns		




Figure 39. SDHC timing

# 6.8.12 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP]

is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

# 6.8.12.1 Normal Run, Wait and Stop mode performance over a limited operating voltage range

This section provides the operating performance over a limited operating voltage for the device in Normal Run, Wait and Stop modes.

Table 53. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	15	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 40. I2S/SAI timing — master modes

Table 54. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	4.5	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid			ns
	Multiple SAI Synchronous mode	_	21	
	All other modes	_	15	
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	4.5	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>	_	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 41. I2S/SAI timing — slave modes

# 6.8.12.2 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Table 55. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	-1.0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	20.5	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns

77




Figure 42. I2S/SAI timing — master modes

Table 56. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	5.8	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid			ns
	Multiple SAI Synchronous mode	_	24	
	All other modes	_	20.6	
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	5.8	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>	_	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 43. I2S/SAI timing — slave modes

# 6.8.12.3 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 57. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	-1.6	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	45	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 44. I2S/SAI timing — master modes

Table 58. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	250	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	30	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	3	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	63	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	30	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>	_	72	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 45. I2S/SAI timing — slave modes

# 6.9 Human-machine interfaces (HMI)

# 6.9.1 TSI electrical specifications

Table 59. TSI electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DDTSI</sub>	Operating voltage	1.71	_	3.6	V	
C <sub>ELE</sub>	Target electrode capacitance range	1	20	500	pF	1
f <sub>REFmax</sub>	Reference oscillator frequency	_	8	15	MHz	2, 3
f <sub>ELEmax</sub>	Electrode oscillator frequency	_	1	1.8	MHz	2, 4
C <sub>REF</sub>	Internal reference capacitor	_	1	_	pF	
V <sub>DELTA</sub>	Oscillator delta voltage	_	600	_	mV	2, 5
I <sub>REF</sub>	Reference oscillator current source base current • 2 µA setting (REFCHRG = 0)	_	2	3	μΑ	2, 6
	• 32 μA setting (REFCHRG = 15)	_	36	50		
I <sub>ELE</sub>	Electrode oscillator current source base current • 2 µA setting (EXTCHRG = 0)	_	2	3	μΑ	2, 7
	• 32 μA setting (EXTCHRG = 15)	_	36	50		
Pres5	Electrode capacitance measurement precision	_	8.3333	38400	fF/count	8
Pres20	Electrode capacitance measurement precision	_	8.3333	38400	fF/count	9
Pres100	Electrode capacitance measurement precision	_	8.3333	38400	fF/count	10
MaxSens	Maximum sensitivity	0.008	1.46	_	fF/count	11
Res	Resolution	_	_	16	bits	
T <sub>Con20</sub>	Response time @ 20 pF	8	15	25	μs	12
I <sub>TSI_RUN</sub>	Current added in run mode		55		μΑ	
I <sub>TSI_LP</sub>	Low power mode current adder	_	1.3	2.5	μΑ	13

- 1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
- 2. Fixed external capacitance of 20 pF.
- 3. REFCHRG = 2, EXTCHRG=0.
- 4. REFCHRG = 0, EXTCHRG = 10.
- 5.  $V_{DD} = 3.0 \text{ V}.$
- 6. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- 7. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
- 8. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.
- 9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.
- 10. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.
- 11. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes. Sensitivity depends on the configuration used. The documented values are provided as examples calculated for a specific configuration of operating conditions using the following equation: (C<sub>ref</sub> \* I<sub>ext</sub>)/( I<sub>ref</sub> \* PS \* NSCN)

The typical value is calculated with the following configuration:

$$I_{ext}$$
 = 6  $\mu$ A (EXTCHRG = 2), PS = 128, NSCN = 2,  $I_{ref}$  = 16  $\mu$ A (REFCHRG = 7),  $C_{ref}$  = 1.0 pF

The minimum value is calculated with the following configuration:

$$I_{ext} = 2 \mu A \text{ (EXTCHRG} = 0), PS = 128, NSCN = 32, I_{ref} = 32 \mu A \text{ (REFCHRG} = 15), C_{ref} = 0.5 pF$$

The highest possible sensitivity is the minimum value because it represents the smallest possible capacitance that can be measured by a single count.

- 12. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, EXTCHRG = 7.
- 13. REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

## 6.9.2 LCDC electrical specifications

## Table 60. GLCD\_LSCLK Timing

Num	Description	Min.	Max.	Unit
T1	GLCD_LSCLK Period	25	2000	ns
T2	Pixel data setup time	8	_	ns
Т3	Pixel data up time	8	_	ns

#### NOTE

The pixel clock is equal to GLCD\_LSCLK / (PCD + 1). When it is in CSTN, TFT, or monochrome mode with bus width = 1, GLCD\_LSCLK is equal to the pixel clock. When it is in monochrome with other bus width settings, GLCD\_LSCLK is equal to the pixel clock divided by bus width. The polarity of GLCD\_LSCLK and GLCD\_D signals can also be programmed.

K70 Sub-Family, Rev. 7, 02/2018

NXP Semiconductors




Figure 46. GLCD\_LSCLK to GLCD\_D[17:0] Timing




Figure 47. 4/8/12/16/18 Bit/Pixel TFT Color Mode Panel Timing

Table 61. 4/8/12/16/18 Bit/Pixel TFT Color Mode Panel Timing

Num	Description	Min.	Max.	Unit
T1	End of GLCD_OE to beginning of GLCD_VSYNC	T5 + T6 + T7 – 1	(VWAIT1 × T2) + T5 + T6 + T7 – 1	Ts
T2	GLCD_HSYNC period	_	XMAX + T5 + T6 + T7	Ts
Т3	GLCD_VSYNC pulse width	T2	VWIDTH × T2	Ts
T4	End of GLCD_VSYNC to beginning of GLCD_OE	1	(VWAIT2 × T2) + 1	Ts
T5	GLCD_HSYNC pulse width	1	HWIDTH + 1	Ts
T6	End of GLCD_HSYNC to beginning to GLCD_OE	3	HWAIT2 + 3	Ts
T7	End of GLCD_OE to beginning of GLCD_HSYNC	1	HWAIT1 + 1	Ts

#### NOTE

- Ts is the GLCD\_LSCLK period. GLCD\_VSYNC, GLCD\_HSYNC, and GLCD\_OE can be programmed as active high or active low. In the preceding figure, all 3 signals are active low. GLCD\_LSCLK can be programmed to be deactivated during the GLCD\_VSYNC pulse or the GLCD\_OE deasserted period. In the preceding figure, GLCD\_LSCLK is always active.
- XMAX is defined in number of pixels in one line.




Figure 48. Non-TFT Mode Panel Timing

Table 62. Non-TFT Mode Panel Timing

Num	Description	Min.	Max.	Unit
T1	GLCD_HSYNC to GLCD_VSYNC delay	2	HWAIT2 + 2	Tpix
T2	GLCD_HSYNC pulse width	1	HWIDTH + 1	Tpix
Т3	GLCD_VSYNC to GLCD_LSCLK	_	0 ≤ T3 ≤ Ts	_
T4	GLCD_LSCLK to GLCD_HSYNC	1	HWAIT1 + 1	Tpix

#### NOTE

Ts is the GLCD\_LSCLK period while Tpix is the pixel clock period. GLCD\_VSYNC, GLCD\_HSYNC, and GLCD\_LSCLK can be programmed as active high or active low. In the preceding figure, all these 3 signals are active high. When it is in CSTN mode or monochrome mode with bus width = 1, T3 = Tpix = Ts. When it is in monochrome mode with bus width = 2, 4 and 8, T3 = 1, 2 and 4 Tpix respectively.

K70 Sub-Family, Rev. 7, 02/2018

## 7 Dimensions

## 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
256-pin MAPBGA	98ASA00346D

## 8 Pinout

## 8.1 Pins with active pull control after reset

The following pins are actively pulled up or down after reset:

Table 63. Pins with active pull control after reset

Pin	Active pull direction after reset
PTA0	pulldown
PTA1	pullup
PTA3	pullup
PTA4	pullup
RESET_b	pullup

## 8.2 K70 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
E2	PTE0	ADC1_SE4a	ADC1_SE4a	PTE0	SPI1_PCS1	UART1_TX	SDHC0_D1	GLCD_D0	I2C1_SDA	RTC_ CLKOUT	
F2	PTE1/ LLWU_P0	ADC1_SE5a	ADC1_SE5a	PTE1/ LLWU_P0	SPI1_SOUT	UART1_RX	SDHC0_D0	GLCD_D1	I2C1_SCL	SPI1_SIN	
F3	PTE2/ LLWU_P1	ADC1_SE6a	ADC1_SE6a	PTE2/ LLWU_P1	SPI1_SCK	UART1_CTS_ b	SDHC0_DCLK	GLCD_D2			
G2	PTE3	ADC1_SE7a	ADC1_SE7a	PTE3	SPI1_SIN	UART1_RTS_ b	SDHC0_CMD	GLCD_D3		SPI1_SOUT	
G7	VDD	VDD	VDD								
H7	VDDINT	VDDINT	VDDINT								
H8	VSS	VSS	VSS								
F1	PTF17	DISABLED		PTF17	SPI2_SCK	FTM0_CH4	UARTO_RX	GLCD_D13			
G1	PTF18	DISABLED		PTF18	SPI2_SOUT	FTM1_CH0	UARTO_TX	GLCD_D14			
G3	PTE4/ LLWU_P2	DISABLED		PTE4/ LLWU_P2	SPI1_PCS0	UART3_TX	SDHC0_D3	GLCD_D4			
G4	PTE5	DISABLED		PTE5	SPI1_PCS2	UART3_RX	SDHC0_D2	GLCD_D5	FTM3_CH0		
H2	PTE6	DISABLED		PTE6	SPI1_PCS3	UART3_CTS_	I2S0_MCLK	GLCD_D6	FTM3_CH1	USB_SOF_ OUT	
H1	PTF19	DISABLED		PTF19	SPI2_SIN	FTM1_CH1	UART5_RX	GLCD_D15			
H5	PTF20	DISABLED		PTF20	SPI2_PCS1	FTM2_CH0	UART5_TX	GLCD_D16			
H3	PTE7	DISABLED		PTE7		UART3_RTS_	I2S0_RXD0	GLCD_D7	FTM3_CH2		
H4	PTE8	ADC2_SE16	ADC2_SE16	PTE8	I2S0_RXD1	UART5_TX	12S0_RX_FS	GLCD_D8	FTM3_CH3		
J1	PTE9	ADC2_SE17	ADC2_SE17	PTE9	12S0_TXD1	UART5_RX	I2S0_RX_ BCLK	GLCD_D9	FTM3_CH4		
J2	PTE10	DISABLED		PTE10		UART5_CTS_	12S0_TXD0	GLCD_D10	FTM3_CH5		
K1	PTE11	ADC3_SE16	ADC3_SE16	PTE11		UART5_RTS_	I2S0_TX_FS	GLCD_D11	FTM3_CH6		
K3	PTE12	ADC3_SE17	ADC3_SE17	PTE12			I2S0_TX_ BCLK	GLCD_D12	FTM3_CH7		
G8	VDD	VDD	VDD								
H9	VSS	VSS	VSS								
J3	PTE16	ADC0_SE4a	ADC0_SE4a	PTE16	SPI0_PCS0	UART2_TX	FTM_CLKIN0		FTM0_FLT3		
K2	PTE17	ADC0_SE5a	ADC0_SE5a	PTE17	SPI0_SCK	UART2_RX	FTM_CLKIN1		LPTMR0_ ALT3		
L4	PTE18	ADC0_SE6a	ADC0_SE6a	PTE18	SPI0_SOUT	UART2_CTS_ b	I2C0_SDA				
M3	PTE19	ADC0_SE7a	ADC0_SE7a	PTE19	SPI0_SIN	UART2_RTS_ b	I2C0_SCL		CMP3_OUT		
L2	VSS	VSS	VSS								
M1	USB0_DP	USB0_DP	USB0_DP								
M2	USB0_DM	USB0_DM	USB0_DM							1	
L1	VOUT33	VOUT33	VOUT33								

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
L3	VREGIN	VREGIN	VREGIN								
N1	PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1	PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1	PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1								
N2	PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1	PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1	PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1								
P1	PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1	PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1	PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1								
P2	PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1	PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1	PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1								
R1	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3								
R2	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3								
T1	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3								
T2	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3								
N5	VDDA	VDDA	VDDA								
P4	VREFH	VREFH	VREFH								
M4	VREFL	VREFL	VREFL								
N4	VSSA	VSSA	VSSA								
P3	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22								
N3	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	ADC0_SE16/ CMP1_IN2/ ADC0_SE21								
T3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18								
R3	DACO_OUT/ CMP1_IN3/ ADCO_SE23	DACO_OUT/ CMP1_IN3/ ADCO_SE23	DACO_OUT/ CMP1_IN3/ ADCO_SE23								
R4	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23								

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
M5	TAMPERO/ RTC_ WAKEUP_B	TAMPERO/ RTC_ WAKEUP_B	TAMPERO/ RTC_ WAKEUP_B								
L5	TAMPER1	TAMPER1	TAMPER1								
L6	TAMPER2	TAMPER2	TAMPER2								
R5	TAMPER3	TAMPER3	TAMPER3								
P6	TAMPER4	TAMPER4	TAMPER4								
R6	TAMPER5	TAMPER5	TAMPER5								
T6	XTAL32	XTAL32	XTAL32								
T5	EXTAL32	EXTAL32	EXTAL32								
P5	VBAT	VBAT	VBAT								
N6	TAMPER6	TAMPER6	TAMPER6								
M6	TAMPER7	TAMPER7	TAMPER7								
G9	VDD	VDD	VDD								
H10	VDDINT	VDDINT	VDDINT								
J8	VSS	VSS	VSS								
P7	PTE24	ADC0_SE17/ EXTAL1	ADC0_SE17/ EXTAL1	PTE24	CAN1_TX	UART4_TX	I2S1_TX_FS	GLCD_D13	EWM_OUT_b	12S1_RXD1	
R7	PTE25	ADC0_SE18/ XTAL1	ADC0_SE18/ XTAL1	PTE25	CAN1_RX	UART4_RX	I2S1_TX_ BCLK	GLCD_D14	EWM_IN	I2S1_TXD1	
M7	PTE26	ADC3_SE5b	ADC3_SE5b	PTE26	ENET_1588_ CLKIN	UART4_CTS_ b	I2S1_TXD0	GLCD_D15	RTC_ CLKOUT	USB_CLKIN	
K7	PTE27	ADC3_SE4b	ADC3_SE4b	PTE27		UART4_RTS_ b	I2S1_MCLK	GLCD_D16			
L7	PTE28	ADC3_SE7a	ADC3_SE7a	PTE28				GLCD_D17			
T7	PTA0	JTAG_TCLK/ SWD_CLK/ EZP_CLK	TSI0_CH1	PTA0	UARTO_CTS_ b/ UARTO_COL_ b	FTM0_CH5				JTAG_TCLK/ SWD_CLK	EZP_CLK
N8	PTA1	JTAG_TDI/ EZP_DI	TSI0_CH2	PTA1	UART0_RX	FTM0_CH6				JTAG_TDI	EZP_DI
T8	PTA2	JTAG_TDO/ TRACE_SWO/ EZP_DO	TSI0_CH3	PTA2	UARTO_TX	FTM0_CH7				JTAG_TDO/ TRACE_SWO	EZP_DO
P8	PTA3	JTAG_TMS/ SWD_DIO	TSI0_CH4	PTA3	UARTO_RTS_ b	FTM0_CH0				JTAG_TMS/ SWD_DIO	
R8	PTA4/ LLWU_P3	NMI_b/ EZP_CS_b	TSI0_CH5	PTA4/ LLWU_P3		FTM0_CH1				NMI_b	EZP_CS_b
T12	PTA5	DISABLED		PTA5	USB_CLKIN	FTM0_CH2	RMIIO_RXER/ MIIO_RXER	CMP2_OUT	I2S0_TX_ BCLK	JTAG_TRST_ b	
G10	VDD	VDD	VDD								
J9	VSS	VSS	VSS								
P9	PTF21	ADC3_SE6b	ADC3_SE6b	PTF21		FTM2_CH1	UART5_RTS_ b			GLCD_D17	

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
N9	PTF22	ADC3_SE7b	ADC3_SE7b	PTF22	I2C0_SCL	FTM1_CH0	UART5_CTS_			GLCD_D18	
R12	PTA6	ADC3_SE6a	ADC3_SE6a	PTA6	ULPI_CLK	FTM0_CH3	12S1_RXD0	CLKOUT		TRACE_ CLKOUT	
P12	PTA7	ADC0_SE10	ADC0_SE10	PTA7	ULPI_DIR	FTM0_CH4	I2S1_RX_ BCLK			TRACE_D3	
N12	PTA8	ADC0_SE11	ADC0_SE11	PTA8	ULPI_NXT	FTM1_CH0	I2S1_RX_FS		FTM1_QD_ PHA	TRACE_D2	
T13	PTA9	ADC3_SE5a	ADC3_SE5a	PTA9	ULPI_STP	FTM1_CH1	MII0_RXD3		FTM1_QD_ PHB	TRACE_D1	
P13	PTA10	ADC3_SE4a	ADC3_SE4a	PTA10	ULPI_DATA0	FTM2_CH0	MII0_RXD2		FTM2_QD_ PHA	TRACE_D0	
R13	PTA11	ADC3_SE15	ADC3_SE15	PTA11	ULPI_DATA1	FTM2_CH1	MII0_RXCLK		FTM2_QD_ PHB		
M10	PTA12	CMP2_IN0	CMP2_IN0	PTA12	CAN0_TX	FTM1_CH0	RMII0_RXD1/ MII0_RXD1		I2S0_TXD0	FTM1_QD_ PHA	
N10	PTA13/ LLWU_P4	CMP2_IN1	CMP2_IN1	PTA13/ LLWU_P4	CAN0_RX	FTM1_CH1	RMIIO_RXD0/ MIIO_RXD0		I2S0_TX_FS	FTM1_QD_ PHB	
R11	PTA14	CMP3_IN0	CMP3_IN0	PTA14	SPI0_PCS0	UARTO_TX	RMIIO_CRS_ DV/ MIIO_RXDV		I2SO_RX_ BCLK	12S0_TXD1	
P11	PTA15	CMP3_IN1	CMP3_IN1	PTA15	SPI0_SCK	UARTO_RX	RMIIO_TXEN/ MIIO_TXEN		12S0_RXD0		
T14	VSS	VSS	VSS								
N11	PTA16	CMP3_IN2	CMP3_IN2	PTA16	SPI0_SOUT	UARTO_CTS_ b/ UARTO_COL_ b	RMII0_TXD0/ MII0_TXD0		12S0_RX_FS	I2S0_RXD1	
T11	PTA17	ADC1_SE17	ADC1_SE17	PTA17	SPI0_SIN	UARTO_RTS_ b	RMII0_TXD1/ MII0_TXD1		I2S0_MCLK		
P10	PTF23	ADC3_SE10	ADC3_SE10	PTF23	I2C0_SDA	FTM1_CH1			TRACE_ CLKOUT	GLCD_D19	
R10	PTF24	ADC3_SE11	ADC3_SE11	PTF24	CAN1_RX	FTM1_QD_ PHA			TRACE_D3	GLCD_D20	
R9	PTF25	ADC3_SE12	ADC3_SE12	PTF25	CAN1_TX	FTM1_QD_ PHB			TRACE_D2	GLCD_D21	
T9	PTF26	ADC3_SE13	ADC3_SE13	PTF26		FTM2_QD_ PHA			TRACE_D1	GLCD_D22	
T10	PTF27	ADC3_SE14	ADC3_SE14	PTF27		FTM2_QD_ PHB			TRACE_D0	GLCD_D23	
J7	VDD	VDD	VDD								
K8	VSS	VSS	VSS								
T15	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_CLKIN0				
T16	PTA19	XTAL0	XTAL0	PTA19		FTM1_FLT0	FTM_CLKIN1		LPTMR0_ ALT1		
R16	RESET_b	RESET_b	RESET_b								
N13	PTA24	CMP3_IN4	CMP3_IN4	PTA24	ULPI_DATA2		MII0_TXD2		FB_A29		

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
R14	PTA25	CMP3_IN5	CMP3_IN5	PTA25	ULPI_DATA3		MII0_TXCLK		FB_A28		
M13	PTA26	ADC2_SE15	ADC2_SE15	PTA26	ULPI_DATA4		MII0_TXD3		FB_A27		
R15	PTA27	ADC2_SE14	ADC2_SE14	PTA27	ULPI_DATA5		MII0_CRS		FB_A26		
P14	PTA28	ADC2_SE13	ADC2_SE13	PTA28	ULPI_DATA6		MII0_TXER		FB_A25		
N14	PTA29	ADC2_SE12	ADC2_SE12	PTA29	ULPI_DATA7		MII0_COL		FB_A24		
P16	PTF0	ADC2_SE11	ADC2_SE11	PTF0	CAN0_TX	FTM3_CH0		12S1_RXD1		GLCD_PCLK	
L13	PTF1	ADC2_SE10	ADC2_SE10	PTF1	CANO_RX	FTM3_CH1		I2S1_RX_ BCLK		GLCD_DE	
M12	PTB0/ LLWU_P5	ADC0_SE8/ ADC1_SE8/ ADC2_SE8/ ADC3_SE8/ TSI0_CH0	ADC0_SE8/ ADC1_SE8/ ADC2_SE8/ ADC3_SE8/ TSI0_CH0	PTB0/ LLWU_P5	12C0_SCL	FTM1_CH0	RMIIO_MDIO/ MIIO_MDIO		FTM1_QD_ PHA		
M11	PTB1	ADC0_SE9/ ADC1_SE9/ ADC2_SE9/ ADC3_SE9/ TSI0_CH6	ADC0_SE9/ ADC1_SE9/ ADC2_SE9/ ADC3_SE9/ TSI0_CH6	PTB1	I2C0_SDA	FTM1_CH1	RMIIO_MDC/ MIIO_MDC		FTM1_QD_ PHB		
P15	PTB2	ADC0_SE12/ TSI0_CH7	ADC0_SE12/ TSI0_CH7	PTB2	I2C0_SCL	UARTO_RTS_ b	ENETO_1588_ TMR0		FTM0_FLT3		
M14	PTB3	ADC0_SE13/ TSI0_CH8	ADC0_SE13/ TSI0_CH8	PTB3	I2C0_SDA	UARTO_CTS_ b/ UARTO_COL_ b	ENET0_1588_ TMR1		FTM0_FLT0		
N15	PTB4	ADC1_SE10	ADC1_SE10	PTB4	GLCD_ CONTRAST		ENET0_1588_ TMR2		FTM1_FLT0		
M15	PTB5	ADC1_SE11	ADC1_SE11	PTB5			ENET0_1588_ TMR3		FTM2_FLT0		
L14	PTB6	ADC1_SE12	ADC1_SE12	PTB6				FB_AD23			
L15	PTB7	ADC1_SE13	ADC1_SE13	PTB7				FB_AD22			
K14	PTB8	DISABLED		PTB8		UART3_RTS_ b		FB_AD21			
K15	PTB9	DISABLED		PTB9	SPI1_PCS1	UART3_CTS_ b		FB_AD20			
J13	PTB10	ADC1_SE14	ADC1_SE14	PTB10	SPI1_PCS0	UART3_RX	I2S1_TX_ BCLK	FB_AD19	FTM0_FLT1		
J14	PTB11	ADC1_SE15	ADC1_SE15	PTB11	SPI1_SCK	UART3_TX	I2S1_TX_FS	FB_AD18	FTM0_FLT2		
K9	VSS	VSS	VSS								
J10	VDD	VDD	VDD								
N16	PTF2	ADC2_SE6a	ADC2_SE6a	PTF2	I2C1_SCL	FTM3_CH2		I2S1_RX_FS		GLCD_HFS	
M16	PTF3	ADC2_SE7a	ADC2_SE7a	PTF3	I2C1_SDA	FTM3_CH3		I2S1_RXD0		GLCD_VFS	
L16	PTF4	ADC2_SE4b	ADC2_SE4b	PTF4		FTM3_CH4		I2S1_TXD0		GLCD_D0	
J15	PTB16	TSI0_CH9	TSI0_CH9	PTB16	SPI1_SOUT	UARTO_RX	I2S1_TXD0	FB_AD17	EWM_IN		
H13	PTB17	TSI0_CH10	TSI0_CH10	PTB17	SPI1_SIN	UARTO_TX	I2S1_TXD1	FB_AD16	EWM_OUT_b		
H14	PTB18	TSI0_CH11	TSI0_CH11	PTB18	CAN0_TX	FTM2_CH0	I2S0_TX_ BCLK	FB_AD15	FTM2_QD_ PHA		

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
K16	PTF5	ADC2_SE5b	ADC2_SE5b	PTF5		FTM3_CH5		I2S1_TX_FS		GLCD_D1	
J16	PTF6	ADC2_SE6b	ADC2_SE6b	PTF6		FTM3_CH6		I2S1_TX_ BCLK		GLCD_D2	
H15	PTB19	TSI0_CH12	TSI0_CH12	PTB19	CAN0_RX	FTM2_CH1	I2S0_TX_FS	FB_OE_b	FTM2_QD_ PHB		
G13	PTB20	ADC2_SE4a	ADC2_SE4a	PTB20	SPI2_PCS0			FB_AD31/ NFC_DATA15	CMP0_OUT		
G14	PTB21	ADC2_SE5a	ADC2_SE5a	PTB21	SPI2_SCK			FB_AD30/ NFC_DATA14	CMP1_OUT		
G15	PTB22	DISABLED		PTB22	SPI2_SOUT			FB_AD29/ NFC_DATA13	CMP2_OUT		
H16	PTB23	DISABLED		PTB23	SPI2_SIN	SPI0_PCS5		FB_AD28/ NFC_DATA12	CMP3_OUT		
G16	PTC0	ADC0_SE14/ TSI0_CH13	ADC0_SE14/ TSI0_CH13	PTC0	SPI0_PCS4	PDB0_EXTRG		FB_AD14/ NFC_DATA11	I2S0_TXD1		
F13	PTC1/ LLWU_P6	ADC0_SE15/ TSI0_CH14	ADC0_SE15/ TSI0_CH14	PTC1/ LLWU_P6	SPI0_PCS3	UART1_RTS_ b	FTM0_CH0	FB_AD13/ NFC_DATA10	12S0_TXD0		
F14	PTC2	ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	PTC2	SPI0_PCS2	UART1_CTS_ b	FTM0_CH1	FB_AD12/ NFC_DATA9	I2S0_TX_FS		
E13	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT	I2S0_TX_ BCLK		
F15	PTF7	ADC2_SE7b	ADC2_SE7b	PTF7		FTM3_CH7	UART3_RX	I2S1_TXD1		GLCD_D3	
L9	VSS	VSS	VSS								
K10	VDD	VDD	VDD								
F16	PTF8	DISABLED		PTF8		FTM3_FLT0	UART3_TX	I2S1_MCLK		GLCD_D4	
E14	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3	FB_AD11/ NFC_DATA8	CMP1_OUT	I2S1_TX_ BCLK	
E15	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2	12S0_RXD0	FB_AD10/ NFC_DATA7	CMP0_OUT	I2S1_TX_FS	
F12	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_EXTRG	I2S0_RX_ BCLK	FB_AD9/ NFC_DATA6	I2S0_MCLK		
G12	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN	USB_SOF_ OUT	I2S0_RX_FS	FB_AD8/ NFC_DATA5			
H12	PTC8	ADC1_SE4b/ CMP0_IN2	ADC1_SE4b/ CMP0_IN2	PTC8		FTM3_CH4	I2S0_MCLK	FB_AD7/ NFC_DATA4			
F11	PTC9	ADC1_SE5b/ CMP0_IN3	ADC1_SE5b/ CMP0_IN3	PTC9		FTM3_CH5	I2S0_RX_ BCLK	FB_AD6/ NFC_DATA3	FTM2_FLT0		
G11	PTC10	ADC1_SE6b	ADC1_SE6b	PTC10	I2C1_SCL	FTM3_CH6	12S0_RX_FS	FB_AD5/ NFC_DATA2	I2S1_MCLK		
H11	PTC11/ LLWU_P11	ADC1_SE7b	ADC1_SE7b	PTC11/ LLWU_P11	I2C1_SDA	FTM3_CH7	12S0_RXD1	FB_RW_b/ NFC_WE			
J12	PTC12	DISABLED		PTC12		UART4_RTS_ b		FB_AD27	FTM3_FLT0		
K13	PTC13	DISABLED		PTC13		UART4_CTS_ b		FB_AD26			

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
J11	PTC14	DISABLED		PTC14		UART4_RX		FB_AD25			
K12	PTF9	CMP2_IN4	CMP2_IN4	PTF9			UART3_RTS_			GLCD_D5	
L12	PTF10	CMP2_IN5	CMP2_IN5	PTF10			UART3_CTS_			GLCD_D6	
F10	PTC15	DISABLED		PTC15		UART4_TX		FB_AD24			
N7	VSS	VSS	VSS								
L10	VDD	VDD	VDD								
K11	PTF11	DISABLED		PTF11			UART2_RTS_ b			GLCD_D7	
L11	PTF12	DISABLED		PTF12			UART2_CTS_			GLCD_D8	
F9	PTC16	DISABLED		PTC16	CAN1_RX	UART3_RX	ENET0_1588_ TMR0	FB_CS5_b/ FB_TSIZ1/ FB_BE23_16_ b	NFC_RB		
E9	PTC17	DISABLED		PTC17	CAN1_TX	UART3_TX	ENET0_1588_ TMR1	FB_CS4_b/ FB_TSIZ0/ FB_BE31_24_ b	NFC_CE0_b		
M9	PTC18	DISABLED		PTC18		UART3_RTS_ b	ENET0_1588_ TMR2	FB_TBST_b/ FB_CS2_b/ FB_BE15_8_b	NFC_CE1_b		
M8	PTC19	DISABLED		PTC19		UART3_CTS_ b	ENET0_1588_ TMR3	FB_CS3_b/ FB_BE7_0_b	FB_TA_b		
L8	PTD0/ LLWU_P12	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0	UART2_RTS_ b	FTM3_CH0	FB_ALE/ FB_CS1_b/ FB_TS_b	I2S1_RXD1		
F8	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK	UART2_CTS_	FTM3_CH1	FB_CS0_b	12S1_RXD0		
K6	PTD2/ LLWU_P13	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT	UART2_RX	FTM3_CH2	FB_AD4	12S1_RX_FS		
J6	PTD3	DISABLED		PTD3	SPI0_SIN	UART2_TX	FTM3_CH3	FB_AD3	I2S1_RX_ BCLK		
K5	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UARTO_RTS_	FTM0_CH4	FB_AD2/ NFC_DATA1	EWM_IN		
J5	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI0_PCS2	UARTO_CTS_ b/ UARTO_COL_ b	FTM0_CH5	FB_AD1/ NFC_DATA0	EWM_OUT_b		
K4	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UARTO_RX	FTM0_CH6	FB_AD0	FTM0_FLT0		
H6	PTF13	DISABLED		PTF13			UART2_RX			GLCD_D9	
G6	PTF14	DISABLED		PTF14			UART2_TX			GLCD_D10	
T4	VSS	VSS	VSS								
E7	PTD7	DISABLED		PTD7	CMT_IRO	UARTO_TX	FTM0_CH7		FTM0_FLT1		

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
J4	PTD8	DISABLED		PTD8	I2C0_SCL	UART5_RX			FB_A16/ NFC_CLE		
F7	PTD9	DISABLED		PTD9	I2C0_SDA	UART5_TX			FB_A17/ NFC_ALE		
E6	PTD10	DISABLED		PTD10		UART5_RTS_ b			FB_A18/ NFC_RE		
G5	PTD11	DISABLED		PTD11	SPI2_PCS0	UART5_CTS_ b	SDHC0_ CLKIN		FB_A19	GLCD_ CONTRAST	
F5	PTD12	DISABLED		PTD12	SPI2_SCK	FTM3_FLT0	SDHC0_D4		FB_A20	GLCD_PCLK	
F4	PTD13	DISABLED		PTD13	SPI2_SOUT		SDHC0_D5		FB_A21	GLCD_DE	
<b>E</b> 5	PTD14	DISABLED		PTD14	SPI2_SIN		SDHC0_D6		FB_A22	GLCD_HFS	
E4	PTD15	DISABLED		PTD15	SPI2_PCS1		SDHC0_D7		FB_A23	GLCD_VFS	
F6	PTF15	DISABLED		PTF15			UARTO_RTS_			GLCD_D11	
E1	PTF16	DISABLED		PTF16	SPI2_PCS0	FTM0_CH3	UARTO_CTS_ b/ UARTO_COL_ b	GLCD_D12			
B1	DDR_VDD	DDR_VDD		DDR_VDD							
A1	DDR_VSS	DDR_VSS		DDR_VSS							
D3	DDR_DQS1	DISABLED		DDR_DQS1							
D1	DDR_DQ8	DISABLED		DDR_DQ8							
C1	DDR_DQ9	DISABLED		DDR_DQ9							
B5	DDR_VDD	DDR_VDD		DDR_VDD							
A5	DDR_VSS	DDR_VSS		DDR_VSS							
D5	DDR_VSS	DDR_VSS		DDR_VSS							
C2	DDR_DQ10	DISABLED		DDR_DQ10							
B2	DDR_DQ11	DISABLED		DDR_DQ11							
C3	DDR_DQ12	DISABLED		DDR_DQ12							
B8	DDR_VDD	DDR_VDD		DDR_VDD							
A12	DDR_VSS	DDR_VSS		DDR_VSS							
C4	DDR_DQ13	DISABLED		DDR_DQ13							
В3	DDR_DQ14	DISABLED		DDR_DQ14							
A2	DDR_DQ15	DISABLED		DDR_DQ15							
A3	DDR_DM1	DISABLED		DDR_DM1							
E8	DDR_VSS	DDR_VSS		DDR_VSS							
B12	DDR_VDD	DDR_VDD		DDR_VDD							
A16	DDR_VSS	DDR_VSS		DDR_VSS							
C6	DDR_VREF	DDR_VREF		DDR_VREF							
C5	DDR_DQ0	DISABLED		DDR_DQ0							
B4	DDR_DQ1	DISABLED		DDR_DQ1							
A4	DDR_DQ2	DISABLED		DDR_DQ2							
C16	DDR_VDD	DDR_VDD		DDR_VDD							

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
C7	DDR_VSS	DDR_VSS		DDR_VSS							
B6	DDR_DQ3	DISABLED		DDR_DQ3							
D6	DDR_DQ4	DISABLED		DDR_DQ4							
A6	DDR_DQ5	DISABLED		DDR_DQ5							
A7	DDR_ODT	DISABLED		DDR_ODT							
E11	DDR_VSS	DDR_VSS		DDR_VSS							
D2	DDR_VDD	DDR_VDD		DDR_VDD							
C9	DDR_VSS	DDR_VSS		DDR_VSS							
B7	DDR_DQ6	DISABLED		DDR_DQ6							
A8	DDR_DQ7	DISABLED		DDR_DQ7							
C8	DDR_DQS0	DISABLED		DDR_DQS0							
D9	DDR_DM0	DISABLED		DDR_DM0							
D4	DDR_VDD	DDR_VDD		DDR_VDD							
C14	DDR_VSS	DDR_VSS		DDR_VSS							
A9	DDR_BA0	DISABLED		DDR_BA0							
B10	DDR_BA1	DISABLED		DDR_BA1							
B9	DDR_BA2	DISABLED		DDR_BA2							
A10	DDR_CKB	DISABLED		DDR_CKB							
A11	DDR_CK	DISABLED		DDR_CK							
D7	DDR_VDD	DDR_VDD		DDR_VDD							
D8	DDR_VSS	DDR_VSS		DDR_VSS							
D10	DDR_A0	DISABLED		DDR_A0							
C11	DDR_A1	DISABLED		DDR_A1							
B11	DDR_A2	DISABLED		DDR_A2							
C12	DDR_A3	DISABLED		DDR_A3							
E10	DDR_VDD	DDR_VDD		DDR_VDD							
D12	DDR_VSS	DDR_VSS		DDR_VSS							
C10	DDR_A4	DISABLED		DDR_A4							
A13	DDR_A5	DISABLED		DDR_A5							
A14	DDR_A6	DISABLED		DDR_A6							
D11	DDR_A7	DISABLED		DDR_A7							
A15	DDR_A8	DISABLED		DDR_A8							
E12	DDR_VDD	DDR_VDD		DDR_VDD							
E3	DDR_VSS	DDR_VSS		DDR_VSS							
B16	DDR_CKE	DISABLED		DDR_CKE							
B15	DDR_A9	DISABLED		DDR_A9							
B13	DDR_A10	DISABLED		DDR_A10							
B14	DDR_A11	DISABLED		DDR_A11							
C15	DDR_A12	DISABLED		DDR_A12							
D16	DDR_A13	DISABLED		DDR_A13							

256 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
D15	DDR_A14	DISABLED		DDR_A14							
E16	DDR_RAS_B	DISABLED		DDR_RAS_B							
C13	DDR_CAS_B	DISABLED		DDR_CAS_B							
D14	DDR_CS_B	DISABLED		DDR_CS_B							
D13	DDR_WE_B	DISABLED		DDR_WE_B							

## 8.3 K70 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 49. K70 256 MAPBGA Pinout Diagram

# 9 Revision History

The following table provides a revision history for this document.

## **Revision History**

# Table 64. Revision History

Rev. No.	Date	Substantial Changes
3	3/2012	Initial public release
4	10/2012	Replaced TBDs throughout.
5	10/2013	Changes for 4N96B mask set:     • Min VDD operating requirement specification updated to support operation down to 1.71V.
		Verigated Vdd_ddr min specification.     Added Vodpu specification.     Removed loz, loz_ddr, and loz_tamper Hi-Z leakage specifications. They have been replaced by new lina, lind, and Zind specifications.     Fpll_ref_acc specification has been added.     I²C module was previously covered by the general switching specifications. To provide more detail on I²C operation a dedicated Inter-Integrated Circuit Interface (I²C) timing section has been added.  Modified specifications:     Vref_ddr max spec has been updated.     Tpor spec has been split into two specifications based on VDD slew rate.     Trd1allx and Trd1alln max have been updated.     16-bit ADC Temp sensor slope and Temp sensor voltage (Vtemp25) have been
		<ul> <li>modified. The typical values that were listed previously have been updated, and min and max specifications have been added.</li> <li>Corrections: <ul> <li>Some versions of the datasheets listed incorrect clock mode information in the "Diagram: Typical IDD_RUN operating behavior section." These errors have been corrected.</li> <li>Fintf_ft specification was previously shown as a max value. It has been corrected to be shown as a typical value as originally intended.</li> <li>Corrected DDR write and read timing diagrams to show the correct location of the Tcmv specification.</li> <li>SDHC peripheral 50MHz high speed mode options were left out of the last datasheet. These have been added to the SDHC specifications section.</li> </ul> </li> </ul>
6	09/2015	<ul> <li>Updated Power Sequencing section</li> <li>Added footnote to ambient temperature specification of Thermal Operating requirements</li> <li>Updated the data and DQS waveforms in DDR read timing diagram</li> <li>Removed "USB HS/LS/FS on-the-go controller with on-chip high speed transceiver" from features section</li> <li>Updated Terminology and guidelines section</li> <li>Updated the footnotes and the values of Power consumption operating behaviors table</li> <li>Added Notes in USB electrical specification section</li> <li>Updated I2C timing table</li> </ul>
7	02/2018	<ul> <li>Updated maximum SDHC frequency in SDHC specifications</li> <li>Added MDIO serial management timing specifications section in Ethernet Switching SPecifications</li> </ul>



How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo,NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, the Energy Efficient Solutions logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2012-2018 NXP B.V.

Document Number K70P256M150SF3 Revision 7, 02/2018



