



LT1220

ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V^+ to V^-)	36V
Differential Input Voltage	$\pm 6V$
Input Voltage	$\pm V_S$
Output Short-Circuit Duration (Note 2)	Indefinite
Specified Temperature Range	
LT1220C (Note 3)	0°C to 70°C
LT1220M (OBSOLETE)	-55°C to 125°C

Operating Temperature Range	
LT1220C	-40°C TO 85°C
LT1220M (OBSOLETE)	-55°C to 150°C
Maximum Junction Temperature (See Below)	
Plastic Package	150°C
Ceramic Package (OBSOLETE)	175°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

TOP VIEW  NULL 1 2 3 4 5 6 7 8 -IN 2 +IN 3 V- 4 NC 5 VOUT 6 V+ 7 NULL 8 H PACKAGE 8-LEAD TO-5 METAL CAN $T_{JMAX} = 175^{\circ}\text{C}$, $\theta_{JA} = 150^{\circ}\text{C/W}$	ORDER PART NUMBER		TOP VIEW  NULL 1 2 3 4 5 6 7 8 -IN 2 +IN 3 V- 4 NC 5 VOUT 6 V+ 7 NULL 8		ORDER PART NUMBER
	LT1220CH LT1220MH		LT1220CN8 LT1220CS8		
			S8 PART MARKING		
			1220		
		ORDER PART NUMBER		LT1220MJ8	

OBSOLETE PACKAGE Consider the N8 or S8 Packages for Alternate Source	OBSOLETE PACKAGE Consider the N8 Package for Alternate Source
---	--

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_S = \pm 15V$, $V_{CM} = 0V$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	(Note 4)		0.5	1	mV
I_{OS}	Input Offset Current			100	300	nA
I_B	Input Bias Current			100	300	nA
e_n	Input Noise Voltage	$f = 10\text{kHz}$		17		nV/ $\sqrt{\text{Hz}}$
i_n	Input Noise Current	$f = 10\text{kHz}$		2		pA/ $\sqrt{\text{Hz}}$
R_{IN}	Input Resistance	$V_{CM} = \pm 12V$ Differential	20	45 150		M Ω k Ω
C_{IN}	Input Capacitance			2		pF
	Input Voltage Range (Positive)		12	14		V
	Input Voltage Range (Negative)			-13	-12	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	92	114		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	90	94		dB
A_{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 500\Omega$	20	50		V/mV
V_{OUT}	Output Swing	$R_L = 500\Omega$	12	13		$\pm V$
I_{OUT}	Output Current	$V_{OUT} = \pm 12V$	24	26		mA
SR	Slew Rate	(Note 5)	200	250		V/ μs
	Full Power Bandwidth	10V Peak (Note 6)		4		MHz
GBW	Gain-Bandwidth	$f = 1\text{MHz}$		45		MHz

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $T_A = 25^\circ C$, $V_{CM} = 0V$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t_r, t_f	Rise Time, Fall Time	$A_V = 1$, 10% to 90%, 0.1V		2.5		ns
	Overshoot	$A_V = 1$, 0.1V		5		%
	Propagation Delay	$A_V = 1$, 50% V_{IN} to 50% V_{OUT} , 0.1V		4.9		ns
t_s	Settling Time	10V Step, 0.1% 10V Step, 0.01%		75 95		ns ns
	Differential Gain	$f = 3.58MHz$, $R_L = 150\Omega$ (Note 7) $f = 3.58MHz$, $R_L = 1k$ (Note 7)		0.10 0.02		% %
	Differential Phase	$f = 3.58MHz$, $R_L = 150\Omega$ (Note 7) $f = 3.58MHz$, $R_L = 1k$ (Note 7)		0.20 0.03		DEG DEG
R_O	Output Resistance	$A_V = 1$, $f = 1MHz$		1		Ω
I_S	Supply Current			8	10.5	mA

The ● denotes the specifications which apply over the temperature range $0^\circ C \leq T_A \leq 70^\circ C$, otherwise specifications are at $T_A = 25^\circ C$. $V_S = \pm 15V$, $V_{CM} = 0V$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	(Note 4)	●	0.5	3.5	mV
	Input V_{OS} Drift		●	20		$\mu V/^\circ C$
I_{OS}	Input Offset Current		●	100	400	nA
I_B	Input Bias Current		●	100	400	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	●	92	114	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	●	86	94	dB
A_{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 500\Omega$	●	20	50	V/mV
V_{OUT}	Output Swing	$R_L = 500\Omega$	●	12	13	$\pm V$
I_{OUT}	Output Current	$V_{OUT} = \pm 12V$	●	24	26	mA
SR	Slew Rate	(Note 5)	●	180	250	V/ μs
I_S	Supply Current		●	8	11	mA

The ● denotes the specifications which apply over the temperature range $-55^\circ C \leq T_A \leq 125^\circ C$, otherwise specifications are at $T_A = 25^\circ C$. $V_S = \pm 15V$, $V_{CM} = 0V$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	(Note 4)	●	0.5	4	mV
	Input V_{OS} Drift		●	20		$\mu V/^\circ C$
I_{OS}	Input Offset Current		●	100	800	nA
I_B	Input Bias Current		●	100	1000	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	●	92	114	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	●	82	94	dB
A_{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 500\Omega$	●	5	50	V/mV
V_{OUT}	Output Swing	$R_L = 500\Omega$ $R_L = 1k$	● ●	10 12	13 13	$\pm V$ $\pm V$
I_{OUT}	Output Current	$V_{OUT} = \pm 10V$ $V_{OUT} = \pm 12V$	● ●	20 12	26 13	mA mA
SR	Slew Rate	(Note 5)	●	130	250	V/ μs
I_S	Supply Current		●	8	11	mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: A heat sink may be required when the output is shorted indefinitely.

Note 3: Commercial parts are designed to operate over $-40^\circ C$ to $85^\circ C$, but are not tested nor guaranteed beyond $0^\circ C$ to $70^\circ C$. Industrial grade parts specified and tested over $-40^\circ C$ to $85^\circ C$ are available on special request. Consult factory.

Note 4: Input offset voltage is pulse tested and is exclusive of warm-up drift.


Note 5: Slew rate is measured between $\pm 10V$ on an output swing of $\pm 12V$.

Note 6: $FPBW = SR/2\pi V_P$.

Note 7: Differential Gain and Phase are tested in $A_V = 2$ with five amps in series. Attenuators of 1/2 are used as loads (75Ω , 75Ω and 499Ω , 499Ω).


TYPICAL PERFORMANCE CHARACTERISTICS

Input Common Mode Range vs Supply Voltage




LT1220 • TPC01

Supply Current vs Supply Voltage and Temperature




LT1220 • TPC02

Output Voltage Swing vs Supply Voltage




LT1220 • TPC03

Output Voltage Swing vs Resistive Load




LT1220 • TPC04

Input Bias Current vs Input Common Mode Voltage




LT1220 • TPC05

Open-Loop Gain vs Resistive Load




LT1220 • TPC06

Output Short-Circuit Current vs Temperature




LT1220 • TPC07

Input Noise Spectral Density



LT1220 • TPC08


Power Supply Rejection Ratio vs Frequency



LT1220 • TPC09


TYPICAL PERFORMANCE CHARACTERISTICS

Common Mode Rejection Ratio vs Frequency




LT1220 • TPC10

Output Swing and Error vs Settling Time (Noninverting)




LT1220 • TPC11

Output Swing and Error vs Settling Time (Inverting)




LT1220 • TPC12

Voltage Gain and Phase vs Frequency




LT1220 • TPC13

Frequency Response vs Capacitive Load




LT1220 • TPC14

Closed-Loop Output Impedance vs Frequency




LT1220 • TPC15

Gain-Bandwidth vs Temperature




LT1220 • TPC16

Slew Rate vs Temperature




LT1220 • TPC24

Total Harmonic Distortion vs Frequency




LT1220 • TPC18


TYPICAL PERFORMANCE CHARACTERISTICS

Small Signal, $A_V = 1$ 


$R_G = 0$ $V_{IN} = 100\text{mV}$ LT1220 • TPC19
 $V_S = \pm 15\text{V}$ $f = 5\text{MHz}$

Large Signal, $A_V = 1$ 


$R_G = 0$ $V_{IN} = 20\text{V}$ LT1220 • TPC20
 $V_S = \pm 15\text{V}$ $f = 2\text{MHz}$

Large Signal, $A_V = 1$,
 $C_L = 10,000\text{pF}$ 


$R_G = 0$ $V_{IN} = 10\text{V}$ LT1220 • TPC21
 $V_S = \pm 15\text{V}$ $f = 20\text{kHz}$

Small Signal, $A_V = -1$ 

$R_F = R_G = 1\text{k}$ $V_{IN} = 100\text{mV}$ LT1220 • TPC22
 $V_S = \pm 15\text{V}$ $f = 5\text{MHz}$

Large Signal, $A_V = -1$ 

$R_F = R_G = 1\text{k}$ $V_{IN} = 20\text{V}$ LT1220 • TPC23
 $V_S = \pm 15\text{V}$ $f = 2\text{MHz}$


Small Signal, $A_V = -1$,
 $C_L = 1,000\text{pF}$ 

$R_F = R_G = 1\text{k}$ $V_{IN} = 200\text{mV}$ LT1220 • TPC24
 $V_S = \pm 15\text{V}$ $f = 200\text{kHz}$

APPLICATIONS INFORMATION

The LT1220 may be inserted directly into HA2505/15/25, HA2541/2/4, AD817, AD847, EL2020, EL2044 and LM6361 applications, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1220 is shown in the following figure.

Offset Nulling



LT1220 • A101

Layout and Passive Components

The LT1220 amplifier is easy to apply and tolerant of less than ideal layouts. For maximum performance (for example, fast settling time) use a ground plane, short lead lengths and RF-quality bypass capacitors (0.01μF to 0.1μF). For high driver current applications use low ESR bypass capacitors (1μF to 10μF tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50. Feedback resistors greater than 5k are not recommended because a pole is formed with the input capacitance which can cause peaking or oscillations.

APPLICATIONS INFORMATION

Input Considerations

Bias current cancellation circuitry is employed on the inputs of the LT1220 so the input bias current and input offset current have identical specifications. For this reason, matching the impedance on the inputs to reduce bias current errors is not necessary.

Capacitive Loading

The LT1220 is stable with capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease. There will be peaking in the frequency domain as shown in the curve of Frequency Response vs Capacitive Load. The small-signal transient response will have more overshoot as shown in the photo of the small-signal response with 1000pF load. The large-signal response with a 10,000pF load shows the output slew rate being limited to 4V/μs by the short-circuit current. The LT1220 can drive coaxial cable directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable

(i.e., 75Ω) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.


DAC Current-to-Voltage Amplifier

The high gain, low offset voltage, low input bias current, and fast settling of the LT1220 make it particularly useful as an I/V converter for current output DACs. A typical application is shown with a 565A type, 12-bit, 2mA full-scale output current DAC. The 5k resistor around the LT1220 is internal to the DAC and gives a 10V full-scale output voltage. A 5pF capacitor in parallel with the feedback resistor compensates for the DAC output capacitance and improves settling. The output of the LT1220 settles to 1/2LSB (1.2mV) in less than 300ns. The accuracy of this circuit is equal to:


$$V_{\text{ERROR}} = V_{\text{OS}} + (I_{\text{OS}} \cdot 5\text{k}\Omega) + (V_{\text{OUT}}/A_{\text{VOL}})$$

At room temperature the worst-case error is 3mV (1.2LSB). Typically the error is 1.2mV (1/2LSB). Over the commercial temperature range the worse-case error is 6mV (2.5LSB).

SIMPLIFIED SCHEMATIC



PACKAGE DESCRIPTION




H8(TO-5) 0.200 PCD 1197

OBSOLETE PACKAGE

PACKAGE DESCRIPTION


J8 Package 8-Lead Cerdip (Narrow .300 Inch, Hermetic) (Reference LTC DWG # 05-08-1110)



OBSOLETE PACKAGE

PACKAGE DESCRIPTION

N8 Package
8-Lead PDIP (Narrow .300 Inch)
(Reference LTC DWG # 05-08-1510)




*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

N8 1098

PACKAGE DESCRIPTION




S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)



*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

TYPICAL APPLICATIONS



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1221	150MHz, 250V/μs Amplifier	$A_V \geq 4$ Version of the LT1220
LT1222	500MHz, 200V/μs Amplifier	$A_V \geq 10$ Version of the LT1220