

ABSOLUTE MAXIMUM RATINGS

(Note 1)


Supply Voltage	±20V
Differential Input Voltage (Within the Supply Voltage)	±40V
Input Voltage (Equal to Supply Voltage)	±20V
Input Current (Note 2)	±20mA
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range (Note 4) ..	–40°C to 85°C
Specified Temperature Range	
LT1168AC/LT1168C (Note 5)	–40°C to 85°C
LT1168AI/LT1168I	–40°C to 85°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

Order Options Tape and Reel: Add #TR

Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF

Lead Free Part Marking: <http://www.linear.com/leadfree/>

PACKAGE/ORDER INFORMATION

	ORDER PART NUMBER	
	LT1168ACN8 LT1168ACS8 LT1168AIN8 LT1168AIS8 LT1168CN8 LT1168CS8 LT1168IN8 LT1168IS8	
	S8 PART MARKING	
	1168A	1168
	1168AI	1168I

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = 0\text{V}$, $R_L = 10\text{k}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 6)	LT1168AC/LT1168AI			LT1168C/LT1168I			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
G	Gain Range	$G = 1 + (49.4\text{k}/R_G)$	1		10k	1		10k	
	Gain Error	$G = 1$		0.008	0.02		0.015	0.03	%
		$G = 10$ (Note 7)		0.04	0.4		0.05	0.5	%
		$G = 100$ (Note 7)		0.04	0.5		0.05	0.6	%
		$G = 1000$ (Note 7)		0.08	0.5		0.08	0.6	%
	Gain Nonlinearity (Notes 7, 8)	$V_O = \pm 10\text{V}$, $G = 1$		2	6		3	10	ppm
		$V_O = \pm 10\text{V}$, $G = 10$ and 100		10	20		15	25	ppm
		$V_O = \pm 10\text{V}$, $G = 1000$		20	40		25	60	ppm
		$V_O = \pm 10\text{V}$, $G = 1$, $R_L = 2\text{k}$		4	15		5	20	ppm
		$V_O = \pm 10\text{V}$, $G = 10$ and 100, $R_L = 2\text{k}$		20	40		30	60	ppm
		$V_O = \pm 10\text{V}$, $G = 1000$, $R_L = 2\text{k}$		40	75		50	90	ppm
V_{OST}	Total Input Referred Offset Voltage	$V_{OST} = V_{OSI} + V_{OSO}/G$							
V_{OSI}	Input Offset Voltage	$G = 1000$, $V_S = \pm 5\text{V}$ to $\pm 15\text{V}$		15	40		20	60	μV
V_{OSO}	Output Offset Voltage	$G = 1$, $V_S = \pm 5\text{V}$ to $\pm 15\text{V}$		40	200		50	300	μV
I_{OS}	Input Offset Current			50	300		60	450	pA
I_B	Input Bias Current			40	250		80	500	pA
e_n	Input Noise Voltage, RTI	0.1Hz to 10Hz, $G = 1$ 0.1Hz to 10Hz, $G = 1000$		2.00 0.28			2.00 0.28		μV _{P-P} μV _{P-P}
	Input Noise Voltage Density, RTI	$f_0 = 1\text{kHz}$		10	15		10	15	nV/√Hz
	Output Noise Voltage Density, RTI	$f_0 = 1\text{kHz}$ (Note 9)		165	220		165	220	nV/√Hz
i_n	Input Noise Current	$f_0 = 0.1\text{Hz}$ to 10Hz		5			5		pA _{P-P}
	Input Noise Current Density	$f_0 = 10\text{Hz}$		74			74		fA/√Hz
R_{IN}	Input Resistance	$V_{IN} = \pm 10\text{V}$	300	1250		200	1250		GΩ

ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, $V_{CM} = 0\text{V}$, $R_L = 10\text{k}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 6)	LT1168AC/LT1168AI			LT1168C/LT1168I			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$C_{IN(DIFF)}$	Differential Input Capacitance	$f_0 = 100\text{kHz}$		1.6			1.6		pF
$C_{IN(CM)}$	Common Mode Input Capacitance	$f_0 = 100\text{kHz}$		1.6			1.6		pF
V_{CM}	Input Voltage Range	G = 1, Other Input Grounded $V_S = \pm 2.3\text{V}$ to $\pm 5\text{V}$ $V_S = \pm 5\text{V}$ to $\pm 18\text{V}$	$-V_S + 1.9$		$+V_S - 1.2$	$-V_S + 1.9$		$+V_S - 1.2$	V
			$-V_S + 1.9$		$+V_S - 1.4$	$-V_S + 1.9$		$+V_S - 1.4$	V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance, $V_{CM} = 0\text{V}$ to $\pm 10\text{V}$ G = 1 G = 10 G = 100 G = 1000	90	95		85	95		dB
			106	115		100	115		dB
			120	135		110	135		dB
			126	140		120	140		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.3\text{V}$ to $\pm 18\text{V}$ G = 1 G = 10 G = 100 G = 1000	103	108		100	108		dB
			122	128		118	128		dB
			131	145		126	145		dB
			135	150		130	150		dB
I_S	Supply Current	$V_S = \pm 2.3\text{V}$ to $\pm 18\text{V}$		350	530		350	530	μA
V_{OUT}	Output Voltage Swing	$R_L = 10\text{k}$ $V_S = \pm 2.3\text{V}$ to $\pm 5\text{V}$ $V_S = \pm 5\text{V}$ to $\pm 18\text{V}$	$-V_S + 1.1$		$+V_S - 1.2$	$-V_S + 1.1$		$+V_S - 1.2$	V
			$-V_S + 1.2$		$+V_S - 1.3$	$-V_S + 1.2$		$+V_S - 1.3$	V
I_{OUT}	Output Current		20	32		20	32		mA
BW	Bandwidth	G = 1		400			400		kHz
		G = 10		200			200		kHz
		G = 100		13			13		kHz
		G = 1000		1			1		kHz
SR	Slew Rate	G = 1, $V_{OUT} = \pm 10\text{V}$	0.3	0.5		0.3	0.5		V/ μs
	Settling Time to 0.01%	10V Step G = 1 to 100 G = 1000		30 200			30 200		μs μs
REFIN	Reference Input Resistance			60			60		k Ω
I_{REFIN}	Reference Input Current	$V_{REF} = 0\text{V}$		18			18		μA
V_{REF}	Reference Voltage Range		$-V_S + 1.6$		$+V_S - 1.6$	$-V_S + 1.6$		$+V_S - 1.6$	V
A_{VREF}	Reference Gain to Output			1 ± 0.0001			1 ± 0.0001		

The ● denotes the specifications which apply over the $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ temperature range. $V_S = \pm 15\text{V}$, $V_{CM} = 0\text{V}$, $R_L = 10\text{k}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 6)		LT1168AC			LT1168C			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
	Gain Error	G = 1	●		0.01	0.03		0.012	0.04	%
		G = 10 (Note 7)	●		0.40	1.5		0.500	1.6	%
		G = 100 (Note 7)	●		0.45	1.6		0.550	1.7	%
		G = 1000 (Note 7)	●		0.50	1.7		0.600	1.8	%
	Gain Nonlinearity (Notes 7, 8)	$V_{OUT} = \pm 10\text{V}$, G = 1	●		2	15		3	20	ppm
		$V_{OUT} = \pm 10\text{V}$, G = 10 and 100	●		7	30		10	35	ppm
		$V_{OUT} = \pm 10\text{V}$, G = 1000	●		25	60		30	80	ppm
$\Delta G/\Delta T$	Gain vs Temperature	G < 1000 (Note 7)	●		100	200		100	200	ppm/ $^\circ\text{C}$

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ temperature range. $V_S = \pm 15\text{V}$, $V_{CM} = 0\text{V}$, $R_L = 10\text{k}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 6)		LT1168AC			LT1168C			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{OST}	Total Input Referred Offset Voltage	$V_{OST} = V_{OSI} + V_{OSO}/G$								
V_{OSI}	Input Offset Voltage	$V_S = \pm 5\text{V}$ to $\pm 15\text{V}$	●		18	60		23	80	μV
V_{OSIH}	Input Offset Voltage Hysteresis	(Notes 7, 10)	●		3.0			3.0		μV
V_{OSO}	Output Offset Voltage	$V_S = \pm 5\text{V}$ to $\pm 15\text{V}$	●		60	380		70	500	μV
V_{OSOH}	Output Offset Voltage Hysteresis	(Notes 7, 10)	●		30			30		μV
V_{OSI}/T	Input Offset Drift (RTI)	(Note 9)	●		0.05	0.3		0.06	0.4	$\mu\text{V}/^{\circ}\text{C}$
V_{OSO}/T	Output Offset Drift	(Note 9)	●		0.7	3		0.8	4	$\mu\text{V}/^{\circ}\text{C}$
I_{OS}	Input Offset Current		●		100	400		120	550	pA
I_{OS}/T	Input Offset Current Drift		●		0.3			0.4		$\text{pA}/^{\circ}\text{C}$
I_B	Input Bias Current		●		65	350		105	600	pA
I_B/T	Input Bias Current Drift		●		1.4			1.4		$\text{pA}/^{\circ}\text{C}$
V_{CM}	Input Voltage Range	$G = 1$, Other Input Grounded								
		$V_S = \pm 2.3\text{V}$ to $\pm 5\text{V}$ $V_S = \pm 5\text{V}$ to $\pm 18\text{V}$	● ●	$-V_S + 2.1$ $-V_S + 2.1$	$+V_S - 1.3$ $+V_S - 1.4$	$-V_S + 2.1$ $-V_S + 2.1$	$+V_S - 1.3$ $+V_S - 1.4$			V V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance, $V_{CM} = 0\text{V}$ to $\pm 10\text{V}$								
		$G = 1$	●		88	92		83	92	dB
		$G = 10$	●		100	110		97	110	dB
		$G = 100$	●		115	120		113	120	dB
		$G = 1000$	●		117	135		114	135	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.3\text{V}$ to $\pm 18\text{V}$								
		$G = 1$	●		102	115		98	115	dB
		$G = 10$	●		123	130		118	130	dB
		$G = 100$	●		127	135		124	135	dB
		$G = 1000$	●		129	145		126	145	dB
I_S	Supply Current	$V_S = \pm 2.3\text{V}$ to $\pm 18\text{V}$	●		390	615		390	615	μA
V_{OUT}	Output Voltage Swing	$R_L = 10\text{k}$								
		$V_S = \pm 2.3\text{V}$ to $\pm 5\text{V}$ $V_S = \pm 5\text{V}$ to $\pm 18\text{V}$	● ●	$-V_S + 1.4$ $-V_S + 1.6$	$+V_S - 1.3$ $+V_S - 1.5$	$-V_S + 1.4$ $-V_S + 1.6$	$+V_S - 1.3$ $+V_S - 1.5$			V V
I_{OUT}	Output Current		●		16	25		16	25	mA
SR	Slew Rate	$G = 1$, $V_{OUT} = \pm 10\text{V}$	●		0.25	0.48		0.25	0.48	$\text{V}/\mu\text{s}$
V_{REF}	Voltage Range	(Note 9)	●		$-V_S + 1.6$	$+V_S - 1.6$		$-V_S + 1.6$	$+V_S - 1.6$	V

The ● denotes the specifications which apply over the $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ temperature range. $V_S = \pm 15\text{V}$, $V_{CM} = 0\text{V}$, $R_L = 10\text{k}$ unless otherwise noted. (Note 8)

SYMBOL	PARAMETER	CONDITIONS (Note 6)		LT1168AI			LT1168I			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
	Gain Error	$G = 1$	●		0.014	0.04		0.015	0.05	%
		$G = 10$ (Note 7)	●		0.600	1.9		0.700	2.0	%
		$G = 100$ (Note 7)	●		0.600	2.0		0.700	2.1	%
		$G = 1000$ (Note 7)	●		0.600	2.1		0.700	2.2	%
G_N	Gain Nonlinearity (Notes 7, 8)	$V_O = \pm 10\text{V}$, $G = 1$	●		3	20		5	25	ppm
		$V_O = \pm 10\text{V}$, $G = 10$ and 100	●		10	35		15	40	ppm
		$V_O = \pm 10\text{V}$, $G = 1000$	●		30	70		35	100	ppm
$\Delta G/\Delta T$	Gain vs Temperature	$G < 1000$ (Note 7)	●		100	200		100	200	$\text{ppm}/^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ temperature range. $V_S = \pm 15\text{V}$, $V_{\text{CM}} = 0\text{V}$, $R_L = 10\text{k}$ unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS (Note 6)		LT1168AI			LT1168I			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
V_{OST}	Total Input Referred Offset Voltage	$V_{\text{OST}} = V_{\text{OSI}} + V_{\text{OSO}}/G$								
V_{OSI}	Input Offset Voltage		●	20	75		25	100		μV
V_{OSIH}	Input Offset Voltage Hysteresis	(Notes 7, 10)	●	3.0			3.0			μV
V_{OSO}	Output Offset Voltage		●	180	500		200	600		μV
V_{OSOH}	Output Offset Voltage Hysteresis	(Notes 7, 10)	●	30			30			μV
V_{OSI}/T	Input Offset Drift (RTI)	(Note 9)	●	0.05	0.3		0.06	0.4		$\mu\text{V}/^{\circ}\text{C}$
V_{OSO}/T	Output Offset Drift	(Note 9)	●	0.8	5		1	6		$\mu\text{V}/^{\circ}\text{C}$
I_{OS}	Input Offset Current		●	110	550		120	700		pA
I_{OS}/T	Input Offset Current Drift		●	0.3			0.3			$\text{pA}/^{\circ}\text{C}$
I_{B}	Input Bias Current		●	120	500		220	800		pA
I_{B}/T	Input Bias Current Drift		●	1.4			1.4			$\text{pA}/^{\circ}\text{C}$
V_{CM}	Input Voltage Range	$V_S = \pm 2.3\text{V to } \pm 5\text{V}$	●	$-V_S + 2.1$	$+V_S - 1.3$		$-V_S + 2.1$	$+V_S - 1.3$		V
		$V_S = \pm 5\text{V to } \pm 18\text{V}$	●	$-V_S + 2.1$	$+V_S - 1.4$		$-V_S + 2.1$	$+V_S - 1.4$		V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance, $V_{\text{CM}} = 0\text{V to } \pm 10\text{V}$								
		$G = 1$	●	86	90		81	90		dB
		$G = 10$	●	98	105		95	105		dB
		$G = 100$	●	114	118		112	118		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.3\text{V to } \pm 18\text{V}$								
		$G = 1$	●	100	112		95	112		dB
		$G = 10$	●	120	125		115	125		dB
		$G = 100$	●	125	132		120	132		dB
PSRR	Power Supply Rejection Ratio	$G = 1000$	●	128	140		125	140		dB
I_{S}	Supply Current		●	420	650		420	650		μA
			●							
			●							
			●							
V_{OUT}	Output Voltage Swing	$V_S = \pm 2.3\text{V to } \pm 5\text{V}$	●	$-V_S + 1.4$	$+V_S - 1.3$		$-V_S + 1.4$	$+V_S - 1.3$		V
		$V_S = \pm 5\text{V to } \pm 18\text{V}$	●	$-V_S + 1.6$	$+V_S - 1.5$		$-V_S + 1.6$	$+V_S - 1.5$		V
I_{OUT}	Output Current		●	15	22		15	22		mA
SR	Slew Rate		●	0.22	0.41		0.22	0.42		$\text{V}/\mu\text{s}$
V_{REF}	Voltage Range	(Note 9)	●	$-V_S + 1.6$	$+V_S - 1.6$		$-V_S + 1.6$	$+V_S - 1.6$		V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: If the input voltage exceeds the supplies, the input current should be limited to less than 20mA.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum.

Note 4: The LT1168AC/LT1168C are guaranteed functional over the operating temperature range of -40°C and 85°C .

Note 5: The LT1168AC/LT1168C are guaranteed to meet specified performance from 0°C to 70°C . The LT1168AC/LT1168C are designed, characterized and expected to meet specified performance from -40°C to 85°C but are not tested or QA sampled at these temperatures. The LT1168AI/LT1168I are guaranteed to meet specified performance from -40°C to 85°C .

Note 6: Typical parameters are defined as the 60% of the yield parameter distribution.

Note 7: Does not include the tolerance of the external gain resistor R_G .


Note 8: This parameter is measured in a high speed automatic tester that does not measure the thermal effects with longer time constants. The magnitude of these thermal effects are dependent on the package used, heat sinking and air flow conditions.

Note 9: This parameter is not 100% tested.


Note 10: Hysteresis in offset voltage is created by package stress that differs depending on whether the IC was previously at a higher or lower temperature. Offset voltage hysteresis is always measured at 25°C , but the IC is cycled to 85°C I-grade (or 70°C C-grade) or -40°C I-grade (0°C C-grade) before successive measurement. 60% of the parts will pass the typical limit on the data sheet.

TYPICAL PERFORMANCE CHARACTERISTICS


Distribution of Output Offset Voltage




Distribution of Input Offset Voltage




Distribution of Output Offset Voltage Drift




Distribution of Input Offset Voltage Drift




Output Offset Voltage Long-Term Drift




Input Offset Voltage Long-Term Drift




Warm-Up Drift



Gain vs Frequency




Voltage Noise Density vs Frequency




TYPICAL PERFORMANCE CHARACTERISTICS


**0.1Hz to 10Hz Noise Voltage,
G = 1**




**0.1Hz to 10Hz Noise Voltage,
RTI G = 1000**




**Current Noise Density
vs Frequency**




0.1Hz to 10Hz Current Noise




Short-Circuit Current vs Time




Output Impedance vs Frequency




Overshoot vs Capacitive Load



Input Bias Current




Input Offset Current




TYPICAL PERFORMANCE CHARACTERISTICS

Change in Input Bias Current for $V_{CM} = 20V$




1168 G19

Settling Time vs Step Size




1168 G20

Settling Time vs Gain




1168 G21

Settling Time (0.1%) vs Load Capacitance




1168 G22

Input Bias and Offset Current vs Temperature




1168 G23

Falling Edge Settling Time (0.10%)




Rising Edge Settling Time (0.10%)




1168 G25

Settling Time (0.01%) vs Load Capacitance



1168 G26

Undistorted Output Swing vs Frequency




1168 G27

1168fa


TYPICAL PERFORMANCE CHARACTERISTICS

Output Voltage Swing vs Load Current




1168 G28

Input Voltage Range vs Output Voltage for Various Gains




1168 G43

Output Short-Circuit Current vs Temperature



1168 G29

Slew Rate vs Temperature



1168 G30


Large-Signal Transient Response



G = 1
Vs = ±15V
RL = 2k
CL = 60pF

1168 G31


Small-Signal Transient Response



G = 1
Vs = ±15V
RL = 2k
CL = 60pF

1168 G32

Large-Signal Transient Response




G = 10
Vs = ±15V
RL = 2k
CL = 60pF


1168 G33

TYPICAL PERFORMANCE CHARACTERISTICS


Small-Signal Transient Response




Large-Signal Transient Response




Small-Signal Transient Response




Large-Signal Transient Response




Small-Signal Transient Response




Negative Power Supply Rejection Ratio vs Frequency




Positive Power Supply Rejection Ratio vs Frequency



Common Mode Rejection Ratio vs Frequency (1k Source Imbalance)



Supply Current vs Temperature



BLOCK DIAGRAM




Figure 1. Block Diagram

THEORY OF OPERATION

The LT1168 is a modified version of the three op amp instrumentation amplifier. Laser trimming and monolithic construction allow tight matching and tracking of circuit parameters over the specified temperature range. Refer to the block diagram (Figure 1) to understand the following circuit description. The collector currents in Q1 and Q2 are trimmed to minimize offset voltage drift, thus assuring a high level of performance. R1 and R2 are trimmed to an absolute value of 24.7k to assure that the gain can be set accurately (0.6% at $G = 100$) with only one external resistor R_G . The value of R_G in parallel with R1 (R2) determines the transconductance of the preamp stage. As R_G is reduced for larger programmed gains, the transconductance of the input preamp stage increases to that of the input transistors Q1 and Q2. This increases the open-loop gain when the programmed gain is increased, reducing the input referred gain related errors and noise. The input

voltage noise at gains greater than 50 is determined only by Q1 and Q2. At lower gains the noise of the difference amplifier and preamp gain setting resistors increase the noise. The gain bandwidth product is determined by C1, C2 and the preamp transconductance which increases with programmed gain. Therefore, the bandwidth does not drop proportionally with gain.

The input transistors Q1 and Q2 offer excellent matching, which is inherent in NPN bipolar transistors, as well as picoampere input bias current due to superbeta processing. The collector currents in Q1 and Q2 are held constant due to the feedback through the Q1-A1-R1 loop and Q2-A2-R2 loop which in turn impresses the differential input voltage across the external gain set resistor R_G . Since the current that flows through R_G also flows through R1 and R2, the ratios provide a gained-up differential

THEORY OF OPERATION

voltage, $G = (R1 + R2)/R_G$, to the unity-gain difference amplifier A3. The common mode voltage is removed by A3, resulting in a single-ended output voltage referenced to the voltage on the REF pin. The resulting gain equation is:

$$G = (49.4k\Omega/R_G) + 1$$

solving for the gain set resistor gives:

$$R_G = 49.4k\Omega/(G - 1)$$

Table 1 shows appropriate 1% resistor values for a variety of gains.

Table 1

DESIRED GAIN	R_G	CLOSEST 1% VALUE	RESULTANT GAIN
1	Open	Open	1
2	49400 Ω	49900 Ω	1.99
5	12350 Ω	12400 Ω	4.984
10	5488.89 Ω	5490 Ω	9.998
20	2600 Ω	2610 Ω	19.93
50	1008.16 Ω	1000 Ω	50.4
100	498.99 Ω	499 Ω	99.998
200	248.24 Ω	249 Ω	199.4
500	99 Ω	100 Ω	495
1000	49.95 Ω	49.4 Ω	1001

Input and Output Offset Voltage

The offset voltage of the LT1168 has two components: the output offset and the input offset. The total offset voltage referred to the input (RTI) is found by dividing the output offset by the programmed gain (G) and adding it to the input offset. At high gains the input offset voltage dominates, whereas at low gains the output offset voltage dominates. The total offset voltage is:

$$\begin{aligned} \text{Total input offset voltage (RTI)} \\ = \text{input offset} + (\text{output offset}/G) \end{aligned}$$

$$\begin{aligned} \text{Total output offset voltage (RTO)} \\ = (\text{input offset} \cdot G) + \text{output offset} \end{aligned}$$

Reference Terminal

The reference terminal is one end of one of the four 30k resistors around the difference amplifier. The output

voltage of the LT1168 (Pin 6) is referenced to the voltage on the reference terminal (Pin 5). Resistance in series with the REF pin must be minimized for best common mode rejection. For example, a 6 Ω resistance from the REF pin to ground will not only increase the gain error by 0.02% but will lower the CMRR to 80dB.

Input Voltage Range

The input voltage range for the LT1168 is specified in the data sheet at 1.4V below the positive supply to 1.9V above the negative supply for a gain of one. As the gain increases the input voltage range decreases. This is due to the IR drop across the internal gain resistors R1 and R2 in Figure 1. For the unity gain condition there is no IR drop across the gain resistors R1 and R2, the output of the GM amplifiers is just the differential input voltage at Pin 2 and Pin 3 (level shifted by one V_{BE} from Q1 and Q2). When a gain resistor is connected across Pins 1 and 8, the output swing of the GM cells is now the differential input voltage (level shifted by V_{BE}) plus the differential voltage times the gain (ratio of the internal gain resistors to the external gain resistor across Pins 1 and 8). To calculate how close to the positive rail the input (V_{IN}) can swing for a gain of 2 and a maximum expected output swing of 10V, use the following equation:

$$+V_S - V_{IN} = -0.5 - (V_{OUT}/G) \cdot (G - 1)/2$$

Substituting yields:

$$-0.5 - (10/2) \cdot (1/2) = -3V$$

below the positive supply or 12V for a 15V supply. To calculate how far above the negative supply the input can swing for a gain of 10 with a maximum expected output swing of -10V, the equation for the negative case is:

$$-V_S + V_{IN} = 1.5 - (V_{OUT}/G) \cdot (G - 1)/2$$

Substituting yields:

$$1.5 - (-10/10) \cdot 9/2 = 6V$$

above the negative supply or -9V for a negative supply voltage of -15V. Figures 2 and 3 are for the positive common mode and negative common mode cases respectively.

THEORY OF OPERATION




Figure 2. Positive Input Range vs Output Voltage for Different Gains




Figure 3. Negative Input Voltage Range vs Output Voltage for Various Gains

Single Supply Operation

For best results under single supply operation, the REF pin should be raised above the negative supply (Pin 4) and one of the inputs should be at least 2.5V above ground. The barometer application later in this data sheet is an example that satisfies these conditions. The resistance R_{SET} from the bridge transducer to ground sets the operating current for the bridge, and with R_6 , also has the effect of raising the input common mode voltage. The output of the LT1168 is always inside the specified range since the barometric pressure rarely goes low enough to cause the output to clip (30.00 inches of Hg corresponds to 3.000V). For applications that require the output to swing at or below the REF

potential, the voltage on the REF pin can be further level shifted. The application in the front of this data sheet, Single Supply Pressure Monitor, is an example. An op amp is used to buffer the voltage on the REF pin since a parasitic series resistance will degrade the CMRR.

Output Offset Trimming

The LT1168 is laser trimmed for low offset voltage so that no external offset trimming is required for most applications. In the event that the offset needs to be adjusted, the circuit in Figure 4 is an example of an optional offset adjust circuit. The op amp buffer provides a low impedance to the REF pin where resistance must be kept to minimum for best CMRR and lowest gain error.




Figure 4. Optional Trimming of Output Offset Voltage

Input Bias Current Return Path

The low input bias current of the LT1168 (250pA) and the high input impedance (200GΩ) allow the use of high impedance sources without introducing additional offset voltage errors, even when the full common mode range is required. However, a path must be provided for the input bias currents of both inputs when a purely differential signal is being amplified. Without this path the inputs will float to either rail and exceed the input common mode range of the LT1168, resulting in a saturated input stage. Figure 5 shows three examples of an input bias current

THEORY OF OPERATION

path. The first example is of a purely differential signal source with a $10\text{k}\Omega$ input current path to ground. Since the impedance of the signal source is low, only one resistor is needed. Two matching resistors are needed for higher

impedance signal sources as shown in the second example. Balancing the input impedance improves both common mode rejection and DC offset.




Figure 5. Providing an Input Common Mode Current Path

APPLICATIONS INFORMATION

The LT1168 is a low power precision instrumentation amplifier that requires only one external resistor to accurately set the gain anywhere from 1 to 1000. The LT1168 is trimmed for critical DC parameters such as gain error (0.04%, $G = 10$), input offset voltage ($40\mu\text{V}$, RTI), CMRR (90dB min, $G = 1$) and PSRR (103dB min, $G = 1$). These trims allow the amplifier to achieve very high DC accuracy. The LT1168 achieves low input bias current of just 250pA (max) through the use of superbeta processing. The output can handle capacitive loads up to 1000pF in any gain configuration and the inputs are protected against ESD strikes up to $\pm 13\text{kV}$ (human body).

Input Protection

The LT1168 can safely handle up to $\pm 20\text{mA}$ of input current in an overload condition. Adding an external $5\text{k}\Omega$ input resistor in series with each input allows DC input fault voltage up to $\pm 100\text{V}$ and improves the ESD immunity to $\pm 8\text{kV}$ (contact) and $\pm 15\text{kV}$ (air discharge), which is the IEC 1000-4-2 level 4 specification. If lower value input resistors must be used, a clamp diode from the positive supply to each input will maintain the IEC 1000-4-2

specification to level 4 for both air and contact discharge. A 2N4393 drain/source to gate is a good low leakage diode for use with resistors between $1\text{k}\Omega$ and $20\text{k}\Omega$, see Figure 6. The input resistors should be carbon and not metal film or carbon film in order to withstand the fault conditions.




Figure 6. Input Protection

RFI Reduction

In many industrial and data acquisition applications, instrumentation amplifiers are used to accurately amplify small signals in the presence of large common mode

APPLICATIONS INFORMATION

voltages or high levels of noise. Typically, the sources of these very small signals (on the order of microvolts or millivolts) are sensors that can be a significant distance from the signal conditioning circuit. Although these sensors may be connected to signal conditioning circuitry, using shielded or unshielded twisted-pair cabling, the cabling may act as antennae, conveying very high frequency interference directly into the input stage of the LT1168.

The amplitude and frequency of the interference can have an adverse effect on an instrumentation amplifier's input stage by causing an unwanted DC shift in the amplifier's input offset voltage. This well known effect is called RFI rectification and is produced when out-of-band interference is coupled (inductively, capacitively or via radiation) and rectified by the instrumentation amplifier's input transistors. These transistors act as high frequency signal detectors, in the same way diodes were used as RF envelope detectors in early radio designs. Regardless of the type of interference or the method by which it is coupled into the circuit, an out-of-band error signal appears in series with the instrumentation amplifier's inputs.

To significantly reduce the effect of these out-of-band signals on the input offset voltage of instrumentation amplifiers, simple lowpass filters can be used at the inputs. This filter should be located very close to the input pins of the circuit. An effective filter configuration is illustrated in Figure 7, where three capacitors have been added to the inputs of the LT1168. Capacitors C_{XCM1} and C_{XCM2} form lowpass filters with the external series resistors $R_{S1,2}$ to any out-of-band signal appearing on each of the input traces. Capacitor C_{XD} forms a filter to reduce any unwanted signal that would appear across the input traces. An added benefit to using C_{XD} is that the circuit's AC common mode rejection is not degraded due to common mode capacitive imbalance. The differential mode and common mode time constants associated with the capacitors are:

$$t_{DM(LPF)} = (R_{S1} + R_{S2})(C_{XD} + C_{XCM1} + C_{XCM2})$$

$$t_{CM(LPF)} = (R_{S1} || R_{S2})(C_{XCM1} + C_{XCM2})$$

Setting the time constants requires a knowledge of the frequency, or frequencies of the interference. Once this

frequency is known, the common mode time constants can be set followed by the differential mode time constant. To avoid any possibility of inadvertently affecting the signal to be processed, set the common mode time constant an order of magnitude (or more) smaller than the differential mode time constant. Set the common mode time constants such that they do not degrade the LT1168 inherent AC CMR. Then the differential mode time constant can be set for the bandwidth required for the application. Setting the differential mode time constant close to the sensor's BW also minimizes any noise pickup along the leads. To avoid any possibility of common mode to differential mode signal conversion, match the common mode time constants to 1% or better. If the sensor is an RTD or a resistive strain gauge and is in proximity to the instrumentation amplifier, then the series resistors $R_{S1,2}$ can be omitted.




Figure 7. Adding a Simple RC Filter at the Inputs to an Instrumentation Amplifier is Effective in Reducing Rectification of High Frequency Out-of-Band Signals

Nerve Impulse Amplifier

The LT1168's low current noise makes it ideal for EMG monitors that have high source impedances. Demonstrating the LT1168's ability to amplify low level signals, the circuit in Figure 8 takes advantage of the amplifier's high gain and low noise operation. This circuit amplifies the low level nerve impulse signals received from a patient at Pins 2 and 3. R_G and the parallel combination of R_3 and R_4 set a gain of ten. The potential on LT1168's Pin 1 creates

APPLICATIONS INFORMATION

a ground for the common mode signal. C1 was chosen to maintain the stability of the patient ground. The LT1168's high CMRR ensures that the desired differential signal is amplified and unwanted common mode signals are attenuated. Since the DC portion of the signal is not important, R6 and C2 make up a 0.3Hz highpass filter. The AC signal at LT1112's Pin 5 is amplified by a gain of 101 set by $R7/R8 + 1$. The parallel combination of C3 and R7 form a lowpass filter that decreases this gain at frequencies above 1kHz. The ability to operate at $\pm 3V$ on $350\mu A$ of supply current makes the LT1168 ideal for battery-powered applications. Total supply current for this application is 1.05mA. Proper safeguards, such as isolation, must be added to this circuit to protect the patient from possible harm.

Low I_B Favors High Impedance Bridges, Lowers Dissipation

The LT1168's low supply current, low supply voltage operation and low input bias currents allow it to fit nicely into battery-powered applications. Low overall power dissipation necessitates using higher impedance bridges. The single supply pressure monitor application on the front of this data sheet, shows the LT1168 connected to the differential output of a 3.5k bridge. The picoampere input bias currents keep the error caused by offset current to a negligible level. The LT1112 level shifts the LT1168's reference pin and the ADC's analog ground pins above ground. The LT1168's and LT1112's combined power dissipation is still less than the bridge's. This circuit's total supply current is just 2.2mA.




Figure 8. Nerve Impulse Amplifier




Figure 9. Precision Temperature Without Precision Resistors




Figure 10. Response of Figure 9 for Various Thermistors

LT1634CCZ-1.25

LT1490

LUCAS NOVA SENOR NPC-1220-015-A-3L

LT1168 G = 60

TO 4-DIGIT DVM

0.6% ACCURACY AT 25°C
1.7% ACCURACY AT 0°C TO 60°C
V_S = 8V TO 30V

VOLTS	INCHES Hg
2.800	28.00
3.000	30.00
3.200	32.00


1168 TA001

$f_{-3dB} = \frac{1}{(2\pi)(R1)(C1)}$
 $= 1.59\text{Hz}$

1168 TA02

TYPICAL APPLICATIONS


4-Digit Pressure Sensor



PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

N8 Package 8-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)




NOTE:

1. DIMENSIONS ARE $\frac{\text{INCHES}}{\text{MILLIMETERS}}$

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)



NOTE:

1. DIMENSIONS IN $\frac{\text{INCHES}}{\text{MILLIMETERS}}$


2. DRAWING NOT TO SCALE

3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006* (0.15mm)

S08 0303

TYPICAL APPLICATION

Low Power Programmable Audio HPF/LPF with “Pop-Less” Switching



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1043	Dual Precision Instrumentation Building Block	Switched Capacitor, Rail-to-Rail Input, 120dB CMRR
LTC1100	Precision Chopper-Stabilized Instrumentation Amplifier	G = 10 or 100, $V_{OS} = 10\mu V$, $I_B = 50pA$
LT1101	Precision, Micropower, Single Supply Instrumentation Amplifier	G = 10 or 100, $I_S = 105\mu A$
LT1102	High Speed, JFET Instrumentation Amplifier	G = 10 or 100, Slew Rate = 30V/ μs
LT1167	Single Resistor Programmable Precision Instrumentation Amplifier	Lower Noise than LT1168, $e_N = 7.5nV/\sqrt{Hz}$