



PIN CONFIGURATIONS

44(50)-Pin TSOP (Type II)



42-Pin SOJ




PIN DESCRIPTIONS

A0-A9	Address Inputs			
I/O0-15	Data Inputs/Outputs			
WE	Write Enable			
ŌĒ	Output Enable			
RAS	Row Address Strobe			
UCAS	Upper Column Address Strobe			
LCAS	Lower Column Address Strobe			
V _{DD}	Power			
GND	Ground			
NC	No Connection			



FUNCTIONAL BLOCK DIAGRAM



IS41LV16105D



TRUTH TABLE(5)

Function		RAS	LCAS	UCAS	\overline{WE}	ŌĒ	Address tr/tc	I/O
Standby		Н	Х	Х	Х	Х	Х	High-Z
Read: Word		L	L	L	Н	L	ROW/COL	Dоит
Read: Lower Byte		L	L	Н	Н	L	ROW/COL	Lower Byte, Dout Upper Byte, High-Z
Read: Upper Byte		L	Н	L	Н	L	ROW/COL	Lower Byte, High-Z Upper Byte, Dout
Write: Word (Early	/ Write)	L	L	L	L	Х	ROW/COL	Din
Write: Lower Byte	(Early Write)	L	L	Н	L	Х	ROW/COL	Lower Byte, DIN Upper Byte, High-Z
Write: Upper Byte	(Early Write)	L	Н	L	L	Х	ROW/COL	Lower Byte, High-Z Upper Byte, DIN
Read-Write ^(1,2)		L	L	L	H→L	L→H	ROW/COL	Dout, Din
Hidden Refresh	Read ⁽²⁾	L→H→L	L	L	Н	L	ROW/COL	Dout
	Write ^(1,3)	$L\rightarrow H\rightarrow L$	L	L	L	Χ	ROW/COL	Douт
RAS-Only Refresh	า	L	Н	Н	Х	Χ	ROW/NA	High-Z
CBR Refresh ⁽⁴⁾		H→L	L	L	Н	Χ	Х	High-Z

- These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
 These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
- 3. EARLY WRITE only.
- 4. At least one of the two CAS signals must be active (LCAS or UCAS).
- 5. Commands valid only after initialization.



Functional Description

The IS41LV16105D is a CMOS DRAM optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits. These are entered ten bits (A0-A9) at a time. The row address is latched by the Row Address Strobe (\overline{RAS}). The column address is latched by the Column Address Strobe (\overline{CAS}). \overline{RAS} is used to latch the first nine bits and \overline{CAS} is used the latter nine bits.

The IS41LV16105D has two \overline{CAS} controls, \overline{LCAS} and \overline{UCAS} . The \overline{LCAS} and \overline{UCAS} inputs internally generates a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on the other 1M x 16 DRAMs. The key difference is that each \overline{CAS} controls its corresponding I/O tristate logic (in conjunction with \overline{OE} and \overline{WE} and \overline{RAS}). \overline{LCAS} controls I/O0 through I/O7 and \overline{UCAS} controls I/O8 through I/O15.

Memory Cycle

A memory cycle is initiated by bring RAS LOW and it is terminated by returning both RAS and CAS HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tras time has expired. A new cycle must not be initiated until the minimum precharge time trap, top has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of \overline{CAS} or \overline{OE} , whichever occurs last, while holding \overline{WE} HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, taa, toac and toea are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of \overline{CAS} and \overline{WE} , whichever occurs last. The input data must be valid at or before the falling edge of \overline{CAS} or \overline{WE} , whichever occurs last.

Refresh Cycle

To retain data, 1,024 refresh cycles are required in each 16 ms period. There are two ways to refresh the memory.

- By clocking each of the 1,024 row addresses (A0 through A9) with RAS at least once every tree max. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- 2. Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Power-On

During Power-On, RAS, UCAS, LCAS, and WE must all track with VDD (HIGH) to avoid current surges, and allow initialization to continue. An initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters	Rating	Unit
VT	Voltage on Any Pin Relative to GND	-0.5 to +4.6	V
V _{DD}	Supply Voltage	-0.5 to +4.6	V
Іоит	Output Current	50	mA
PD	Power Dissipation	1	W
TA	Industrial Temperature	-40 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C

Note:

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V _{DD}	Supply Voltage		3.0	3.3	3.6	V
VIH	Input High Voltage		2.0	_	VDD + 0.3	V
VIL	Input Low Voltage		-0.3	_	0.8	V
lıL	Input Leakage Current	Any input 0V ≤ VIN ≤ VDD	- 5		5	μA
		Other inputs not under test = 0V				
lio	Output Leakage Current	Output is disabled (Hi-Z)	- 5		5	μΑ
		$0V \leq V$ OUT $\leq V$ DD				
Vон	Output High Voltage Level	lон = −2.0 mA	2.4			V
VoL	Output Low Voltage Level	IoL = 2.0 mA	_		0.4	V

CAPACITANCE(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A9	5	pF
CIN2	Input Capacitance: RAS, UCAS, LCAS, WE, OE	7	pF
Cıo	Data Input/Output Capacitance: I/O0-I/O15	7	pF

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: TA = 25°C, f = 1 MHz,

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device.
 This is a stress rating only and functional operation of the device at these or any other conditions above those indicated
 in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for
 extended periods may affect reliability.



ELECTRICAL CHARACTERISTICS(1) (Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Max.	Unit
IDD1	Stand-by Current: TTL	RAS, LCAS, UCAS ≥ VIH	2	mA
IDD2	Stand-by Current: CMOS	\overline{RAS} , \overline{LCAS} , $\overline{UCAS} \ge V_{DD} - 0.2V$	1	mA
IDD3	Operating Current:	RAS, LCAS, UCAS,	90	mA
	Random Read/Write(2,3,4)	Address Cycling, tac = tac (min.)		
	Average Power Supply Current			
IDD4	Operating Current:	$\overline{RAS} = VIL, \overline{LCAS}, \overline{UCAS},$	30	mA
	Fast Page Mode(2,3,4)	Cycling tpc = tpc (min.)		
	Average Power Supply Current			
IDD5	Refresh Current:	\overline{RAS} Cycling, \overline{LCAS} , $\overline{UCAS} \ge V_{IH}$	60	mA
	$\overline{RAS} ext{-}Only^{(2,3)}$	trc = trc (min.)		
	Average Power Supply Current			
IDD6	Refresh Current:	RAS, LCAS, UCAS Cycling	60	mA
	CBR ^(2,3,5)	trc = trc (min.)		
	Average Power Supply Current			

^{1.} An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tree refresh requirement is exceeded.

^{2.} Dependent on cycle rates.

^{3.} Specified values are obtained with minimum cycle time and the output open.

^{4.} Column-address is changed once each EDO page cycle.

^{5.} Enables on-chip refresh and address counters.



AC CHARACTERISTICS(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

Symbol Parameter Min. Max. Min. Max. Units txc Random READ or WRITE Cycle Time 84 — 104 — ns txx Access Time from RAS ^(6,7) — 50 — 60 ns txx Access Time from Column-Address ⁽⁶⁾ — 13 — 15 ns txx Access Time from Column-Address ⁽⁶⁾ — 25 — 30 ns txx Access Time from Column-Address ⁽⁶⁾ — 25 — 30 ns txx Access Time from Column-Address ⁽⁶⁾ — 25 — 30 ns txx Access Time from Column-Address — 40 — ns 10 — ns txx CAS Pulse Width 50 10K 60 10K ns ns 10 — 10 — <th></th> <th></th> <th colspan="2">-50</th> <th>-(</th> <th>60</th> <th></th>			-50		-(60	
trac Access Time from RAS ^(6, 7) — 50 — 60 ns tox Access Time from CAS ^(6, 6, 16) — 13 — 15 ns tAA Access Time from Column-Address ⁽⁶⁾ — 25 — 30 ns tRAS Pulse Width 50 10K 60 10K ns tRAS Pulse Width (20) 8 10K 10 10K ns tcAS CAS Pulse Width (20) 8 10K 10 10K ns tcAS CAS Pulse Width (20) 8 10K 10 10K ns tcAS CAS Pulse Width (20) 8 10K 10 10K ns tcAS CAS Pulse Width (20) 8 10K 10 10K ns tcAB CAS Pulse Width (20) 8 10K 10 10K ns tcAB CAS Pulse Width (20) 38 — 40 — ns task CAS to CAS Pately Time (10) 12 37 14 45 ns	Symbol	Parameter	Min.	Max.	Min.	Max.	Units
toac Access Time from CAS ^(a, b, 15) — 13 — 15 ns tax Access Time from Column-Address ⁽⁶⁾ — 25 — 30 ns taxs RAS Pulse Width 50 10K 60 10K ns tax RAS Pulse Width 50 10K 60 10K ns tax RAS Pulse Width ^(co) 8 10K 10 10K ns tcax CAS Pecharge Time 30 — 40 — ns tcax CAS Pecharge Time ^(co) 8 10K 10 10K ns tcax CAS Pecharge Time ^(co) 38 — 40 — ns tcax CAS Pocharge Time ^(co) 12 37 14 45 ns tax RAS to CAS Push Time ^(co) 12 37 14 45 ns tax Row-Address Setup Time ^(co) 8 — 10 — ns tax Colu	t RC	Random READ or WRITE Cycle Time	84	_	104	_	ns
txa Access Time from Column-Address ⁽⁶⁾ — 25 — 30 ns tras RAS Pulse Width 50 10K 60 10K ns trap RAS Pulse Width ⁽²⁰⁾ 8 10K 10 10K ns tcas CAS Pulse Width ⁽²⁰⁾ 8 10K 10 10K ns tcas CAS Pulse Width ⁽²⁰⁾ 9 — 9 — ns tcsh CAS Hold Time (⁽²¹⁾) 38 — 40 — ns tcsh CAS Hold Time (⁽²¹⁾) 38 — 40 — ns tsch CAS Hold Time (⁽²¹⁾) 38 — 40 — ns tsch CAS Hold Time (⁽²¹⁾) 38 — 40 — ns tss Row-Address Hold Time 8 — 10 — ns tsac Column-Address Hold Time (⁽²⁰⁾) 8 — 10 — ns trac Column-Addres	t RAC	Access Time from RAS(6, 7)	_	50	_	60	ns
tras RAS Pulse Width 50 10K 60 10K ns trxp RAS Precharge Time 30 — 40 — ns tcas CAS Pulse Width ⁽ⁱⁿ⁾ 8 10K 10 10K ns tcp CAS Pold Time (**) 9 — 9 — ns tcsh CAS Precharge Time (**) 38 — 40 — ns tcsh CAS Precharge Time (**) 38 — 40 — ns tcsh CAS Delay Time (**) 38 — 40 — ns tax CAS Delay Time (**) 30 — 0 — ns tax Column-Address Belay Time (**) 0 — 0 — ns tax Column-Address Flold Time (**) 8 — 10 — ns tax Column-Address Flold Time (**) 10 25 12 30 ns trac RAS to Column-Address Delay T	tcac	Access Time from CAS(6, 8, 15)	_	13	_	15	ns
trip RAS Precharge Time 30 40 ns toas CAS Pulse Width(x20) 8 10K 10 10K ns tcp CAS Precharge Time(x20) 9 9 9 - ns tcsH CAS Hold Time (x21) 38 - 40 - ns tcsH CAS Hold Time (x21) 38 - 40 - ns tac DAS Hold Time (x20) 12 37 14 45 ns tasR Row-Address Setup Time 0 - 0 - ns tasR Row-Address Hold Time 8 - 10 - ns tasC Column-Address Hold Time (x20) 8 - 10 - ns taxA Column-Address Hold Time (x20) 8 - 10 - ns taxA Column-Address Delay Time(x10) 10 25 12 30 ns taxA Column-Address Delay Time(x10) 10	taa	Access Time from Column-Address ⁽⁶⁾	_	25	_	30	ns
tcAS CAS Pulse Width(20) 8 10K 10 10K ns tcP CAS Precharge Time(9, 25) 9 — 9 — ns tcSH CAS Hold Time (21) 38 — 40 — ns trSCH RAS to CAS Delay Time(10, 20) 12 37 14 45 ns tASR ROW-Address Setup Time 0 — 0 — ns tASR ROW-Address Hold Time 8 — 10 — ns tASC Column-Address Betup Time(20) 0 — 0 — ns tAA Column-Address Betup Time(20) 8 — 10 — ns tAA Column-Address Betup Time(20) 8 — 10 — ns tAA Column-Address Betup Time(20) 8 — 10 — ns tAA Column-Address Delay Time(20) 10 25 12 30 ns tRAS t	tras	RAS Pulse Width	50	10K	60	10K	ns
tcp CAS Precharge Time ^(0, 25) 9 9 ns tcsH CAS Hold Time (21) 38 40 ns trcD RAS to CAS Delay Time (10, 20) 12 37 14 45 ns tasR Row-Address Setup Time 0 0 0 ns ns traR Row-Address Setup Time 0 0 0 ns ns tasC Column-Address Hold Time (20) 0 0 0 ns ns tar Column-Address Hold Time (20) 8 - 10 ns ns tar Column-Address Hold Time (20) 8 - 10 - ns tar Column-Address Hold Time (20) 8 - 10 - ns tar Column-Address Bolay Time (11) 10 25 12 30 ns tar Column-Address Bolay Time (11) 10 25 12 30 ns tar RAS to Call Time (15) 0 25 <td>tRP</td> <td>RAS Precharge Time</td> <td>30</td> <td>_</td> <td>40</td> <td>_</td> <td>ns</td>	t RP	RAS Precharge Time	30	_	40	_	ns
tcsh CAS Hold Time (21) 38 40 ns trcD RAS to CAS Delay Time(10, 20) 12 37 14 45 ns task Row-Address Setup Time 0 — 0 — ns task Row-Address Hold Time 8 — 10 — ns tasc Column-Address Hold Time (20) 8 — 10 — ns task Column-Address Hold Time (20) 8 — 10 — ns task Column-Address Hold Time (20) 8 — 10 — ns task Column-Address Hold Time (20) 8 — 10 — ns task Column-Address Delay Time(11) 10 25 12 30 ns trad RAS to Column-Address Delay Time(11) 10 25 12 30 ns trad Column-Address to RAS Lead Time 25 — 30 — ns trad RAS to Colu	tcas	CAS Pulse Width ⁽²⁶⁾	8	10K	10	10K	ns
tRCD RAS to CAS Delay Time(10,20) 12 37 14 45 ns tASR Row-Address Setup Time 0 — 0 — ns tASR Row-Address Setup Time 0 — 0 — ns tASC Column-Address Hold Time (20) 0 — 0 — ns tCAH Column-Address Hold Time (20) 8 — 10 — ns tAR Column-Address Hold Time (20) 8 — 10 — ns tRAD RAS to Column-Address Delay Time(11) 10 25 12 30 ns tRAL Column-Address to RAS Lead Time 25 — 30 — ns tRAL Column-Address to RAS Lead Time 25 — 30 — ns tRAL Column-Address to RAS Lead Time 25 — 30 — ns tRAL Column-Address to RAS Lead Time 25 — 30 — ns	t CP	CAS Precharge Time ^(9, 25)	9	_	9	_	ns
task Row-Address Setup Time 0 — 0 — ns trah Row-Address Hold Time 8 — 10 — ns tasc Column-Address Setup Time(20) 0 — 0 — ns tcah Column-Address Hold Time 30 — 40 — ns tax Column-Address Hold Time 30 — 40 — ns tax Column-Address Delay Time(11) 10 25 12 30 ns tax Column-Address Delay Time(11) 10 25 12 30 ns tax Column-Address Delay Time(11) 10 25 12 30 ns tax Column-Address Delay Time(11) 10 25 12 30 ns tax Tax Delay Time(110) 10 25 12 30 ns tax Tax Tax Tax 30 — ns 10 —	t csH	CAS Hold Time (21)	38	_	40	_	ns
traH Row-Address Hold Time 8 — 10 — ns tasc Column-Address Setup Time(20) 0 — 0 — ns tcAH Column-Address Hold Time (referenced to RAS) 30 — 40 — ns traD RAS to Column-Address Delay Time (rii) 10 25 12 30 ns traL Column-Address to RAS Delay Time (rii) 10 25 12 30 ns traL Column-Address to RAS Delay Time (rii) 10 25 12 30 ns traL Column-Address to RAS Delay Time (riii) 10 25 12 30 ns traPC RAS to CAS Precharge Time 25 — 30 — ns trsHCP RAS Hold Time from CAS Precharge 37 — 37 — ns tcLZ CAS to Output in Low-Z(15, 28) 0 — 0 — ns tcRP CAS to RAS Precharge Time(21) 5 — 5 <td>tRCD</td> <td>RAS to CAS Delay Time(10, 20)</td> <td>12</td> <td>37</td> <td>14</td> <td>45</td> <td>ns</td>	tRCD	RAS to CAS Delay Time(10, 20)	12	37	14	45	ns
tasc Column-Address Setup Time(20) 0 — 0 — ns tcAH Column-Address Hold Time(20) 8 — 10 — ns tar Column-Address Hold Time (referenced to RAS) 30 — 40 — ns trad RAS to Column-Address Delay Time(11) 10 25 12 30 ns tral Column-Address to RAS Lead Time 25 — 30 — ns trace RAS to Column-Address to RAS Lead Time 25 — 30 — ns trace RAS to Column-Address to RAS Lead Time 25 — 30 — ns trace RAS to Column-Address to RAS Lead Time 25 — 30 — ns trace RAS to Columnary RAS Precharge Time 5 — 5 — ns trace RAS Hold Time from CAS Precharge 37 — 37 — ns tclar CAS to RAS Precharge Time(21) 5 <	tasr	Row-Address Setup Time	0	_	0	_	ns
tcah Column-Address Hold Time (20) 8 — 10 — ns tar Column-Address Hold Time (referenced to RAS) 30 — 40 — ns trad RAS to Column-Address Delay Time(11) 10 25 12 30 ns tral Column-Address to RAS Lead Time 25 — 30 — ns trace RAS to CaS Precharge Time 5 — 5 — ns trace RAS Hold Time from CAS Precharge 37 — 10 — ns trace RAS Hold Time from CAS Precharge 37 — ns 10 — ns trace RAS Hold Time from CAS Precharge 37 — ns 10 — ns tclz CAS to Output in Low-Z(15, 29) 0 — 0 — ns tclz CAS to RAS Precharge Time(21) 5 — 5 — ns toD Output Disable Time(19, 28, 29) 3 15 <td>tRAH</td> <td>Row-Address Hold Time</td> <td>8</td> <td>_</td> <td>10</td> <td>_</td> <td>ns</td>	t RAH	Row-Address Hold Time	8	_	10	_	ns
tar Column-Address Hold Time (referenced to RAS) 30 40 ns trad RAS to Column-Address Delay Time(11) 10 25 12 30 ns tral Column-Address to RAS Lead Time 25 — 30 — ns tral Column-Address to RAS Lead Time 25 — 30 — ns trace RAS to CAS Precharge Time 5 — 5 — ns trace RAS Hold Time from CAS Precharge 37 — 37 — ns trace RAS Hold Time from CAS Precharge 37 — 37 — ns tclz CAS to Output in Low-Z(15, 29) 0 — 0 — ns tclz CAS to RAS Precharge Time(21) 5 — 5 — ns tcp CAS to RAS Precharge Time(21) 5 — 5 — ns top Output Disable Time(19, 28, 29) 3 15 3 15 ns	tasc	Column-Address Setup Time(20)	0	_	0	_	ns
(referenced to RAS) trad RAS to Column-Address Delay Time(11) 10 25 12 30 ns tral Column-Address to RAS Lead Time 25 — 30 — ns trace RAS to CAS Precharge Time 5 — 5 — ns trace RAS Hold Time(27) 8 — 10 — ns trace RAS Hold Time from CAS Precharge 37 — 37 — ns trace RAS Hold Time from CAS Precharge 37 — 37 — ns trace CAS to Output in Low-Z ^(15, 29) 0 — 0 — ns torm CAS to RAS Precharge Time ⁽²¹⁾ 5 — 5 — ns toD Output Disable Time ^(19, 28, 29) 3 15 3 15 ns toE Output Enable Data Delay (Write) 20 — 13 — 15 ns toED OE HIGH Hold Time from CAS HIGH	t CAH	Column-Address Hold Time(20)	8	_	10	_	ns
tral Column-Address to RAS Lead Time 25 — 30 — ns trace RAS to CAS Precharge Time 5 — 5 — ns trace RAS Hold Time(27) 8 — 10 — ns trace RAS Hold Time from CAS Precharge 37 — ns 10 — ns tclz CAS to Output in Low-Z(15, 29) 0 — 0 — ns tclz CAS to RAS Precharge Time(21) 5 — 5 — ns toD Output Disable Time(19, 28, 29) 3 15 3 15 ns toE Output Enable Time(15, 16) — 13 — 15 ns toED Output Enable Data Delay (Write) 20 — 20 — ns toED Output Enable Data Delay (Write) 20 — 20 — ns toEHC DE HIGH Hold Time from CAS HIGH 5 — 5 — ns <td>tar</td> <td></td> <td>30</td> <td>_</td> <td>40</td> <td>_</td> <td>ns</td>	tar		30	_	40	_	ns
trpc RAS to CAS Precharge Time 5 — ns trsh RAS Hold Time (27) 8 — 10 — ns trshcp RAS Hold Time from CAS Precharge 37 — ns 10 — ns tclz CAS to Output in Low-Z(15, 29) 0 — 0 — ns tcr CAS to RAS Precharge Time(21) 5 — 5 — ns toD Output Disable Time(19, 28, 29) 3 15 3 15 ns toE Output Enable Time(19, 28, 29) 3 15 3 15 ns toE Output Enable Time(19, 28, 29) 3 15 3 15 ns toE Output Enable Time(19, 28, 29) 3 15 3 15 ns toE Output Enable Time(19, 28, 29) 3 15 3 15 ns toE Output Enable Time(19, 28, 29) 3 15 3 15 ns toE	tRAD	RAS to Column-Address Delay Time(11)	10	25	12	30	ns
triangle RAS Hold Time (27) 8 — 10 — ns triangle RAS Hold Time from CAS Precharge 37 — ns told CAS to Output in Low-Z ^(15, 29) 0 — 0 — ns tor CAS to RAS Precharge Time ⁽²¹⁾ 5 — 5 — ns toD Output Disable Time ^(19, 28, 29) 3 15 3 15 ns toE Output Enable Time ^(19, 28, 29) 3 15 3 15 ns toE Output Enable Time ^(19, 28, 29) 3 15 3 15 ns toED Output Enable Data Delay (Write) 20 — 13 — 15 ns toEH DE HIGH Hold Time from CAS HIGH 5 — 5 — ns toEP DE LOW to CAS HIGH Setup Time 5 — 5 — ns trest Read Command Hold Time 0	tRAL	Column-Address to RAS Lead Time	25	_	30	_	ns
TRHCP RAS Hold Time from CAS Precharge 37 — ns tclz CAS to Output in Low-Z ^(15, 29) 0 — 0 — ns tcree CAS to RAS Precharge Time ⁽²¹⁾ 5 — 5 — ns toD Output Disable Time ^(19, 28, 29) 3 15 3 15 ns toE Output Enable Time ^(15, 16) — 13 — 15 ns toED Output Enable Data Delay (Write) 20 — 20 — ns toEHC OE HIGH Hold Time from CAS HIGH 5 — 5 — ns toEP OE LOW to CAS HIGH Setup Time 5 — 5 — ns tres Read Command Setup Time ^(17, 20) 0 — 0 — ns treferenced to RAS) ⁽¹²⁾ 0 — 0 — ns	t RPC	RAS to CAS Precharge Time	5	_	5	_	ns
tclz CAS to Output in Low-Z ^(15, 29) 0 — 0 — ns tcr CAS to RAS Precharge Time ⁽²¹⁾ 5 — 5 — ns toD Output Disable Time ^(19, 28, 29) 3 15 3 15 ns toE Output Enable Time ^(15, 16) — 13 — 15 ns toED Output Enable Data Delay (Write) 20 — 20 — ns toEHC OE HIGH Hold Time from CAS HIGH 5 — 5 — ns toEP OE HIGH Pulse Width 10 — 10 — ns toES OE LOW to CAS HIGH Setup Time 5 — 5 — ns trcs Read Command Setup Time ^(17, 20) 0 — 0 — ns trch Read Command Hold Time 0 — 0 — ns trch Read Command Hold Time 0 — 0 — ns	trsh	RAS Hold Time ⁽²⁷⁾	8	_	10	_	ns
tcrp CAS to RAS Precharge Time(21) 5 — 5 — ns toD Output Disable Time(19, 28, 29) 3 15 3 15 ns toE Output Enable Time(15, 16) — 13 — 15 ns toED Output Enable Data Delay (Write) 20 — 20 — ns toEHC OE HIGH Hold Time from CAS HIGH 5 — 5 — ns toEP OE HIGH Pulse Width 10 — 10 — ns toES OE LOW to CAS HIGH Setup Time 5 — 5 — ns trcs Read Command Setup Time(17, 20) 0 — 0 — ns trch Read Command Hold Time (referenced to RAS)(12) 0 — 0 — ns trch Read Command Hold Time (referenced to CAS)(12, 17, 21) 0 — 0 — ns	t RHCP	RAS Hold Time from CAS Precharge	37	_	37	_	ns
toD Output Disable Time ^(19, 28, 29) 3 15 3 15 ns toE Output Enable Time ^(15, 16) — 13 — 15 ns toED Output Enable Data Delay (Write) 20 — 20 — ns toEHC OE HIGH Hold Time from CAS HIGH 5 — 5 — ns toEP OE HIGH Pulse Width 10 — 10 — ns toES OE LOW to CAS HIGH Setup Time 5 — 5 — ns trcs Read Command Setup Time ^(17, 20) 0 — 0 — ns trch Read Command Hold Time (referenced to RAS) ⁽¹²⁾ 0 — 0 — ns trch Read Command Hold Time (referenced to CAS) ^(12, 17, 21) 0 — 0 — ns	tclz	CAS to Output in Low-Z(15, 29)	0	_	0	_	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	tcrp	CAS to RAS Precharge Time(21)	5	_	5	_	ns
toedOutput Enable Data Delay (Write)20—20—nstoehc \overline{OE} HIGH Hold Time from \overline{CAS} HIGH5—5—nstoep \overline{OE} HIGH Pulse Width10—10—nstoes \overline{OE} LOW to \overline{CAS} HIGH Setup Time5—5—nstresRead Command Setup Time $^{(17,20)}$ 0—0—nstresRead Command Hold Time (referenced to \overline{RAS}) $^{(12)}$ 0—0—nstresRead Command Hold Time (referenced to \overline{CAS}) $^{(12,17,21)}$ 0—0—ns	top	Output Disable Time(19, 28, 29)	3	15	3	15	ns
toehc \overline{OE} HIGH Hold Time from \overline{CAS} HIGH $\overline{5}$ $\overline{}$ </td <td>toe</td> <td>Output Enable Time(15, 16)</td> <td>_</td> <td>13</td> <td>_</td> <td>15</td> <td>ns</td>	toe	Output Enable Time(15, 16)	_	13	_	15	ns
toep $\overline{\text{OE}}$ HIGH Pulse Width10—10—nstoes $\overline{\text{OE}}$ LOW to $\overline{\text{CAS}}$ HIGH Setup Time5—5—nstresRead Command Setup Time(17, 20)0—0—nstresRead Command Hold Time (referenced to $\overline{\text{RAS}}$)(12)0—0—nstresRead Command Hold Time (referenced to $\overline{\text{CAS}}$)(12, 17, 21)0—0—ns	toed	Output Enable Data Delay (Write)	20	_	20	_	ns
toes $\overline{\text{OE}}$ LOW to $\overline{\text{CAS}}$ HIGH Setup Time5—5—nstracsRead Command Setup Time(17, 20)0—0—nstrachRead Command Hold Time (referenced to $\overline{\text{RAS}}$)(12)0—0—nstrachRead Command Hold Time (referenced to $\overline{\text{CAS}}$)(12, 17, 21)0—0—ns	toehc	OE HIGH Hold Time from CAS HIGH	5	_	5	_	ns
trcs Read Command Setup Time $^{(17,20)}$ 0 — 0 — ns trr Read Command Hold Time (referenced to \overline{RAS}) $^{(12)}$ 0 — 0 — ns trch Read Command Hold Time (referenced to \overline{CAS}) $^{(12, 17, 21)}$ 0 — 0 — ns	toep	OE HIGH Pulse Width	10	_	10	_	ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	toes	OE LOW to CAS HIGH Setup Time	5	_	5	_	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	trcs	Read Command Setup Time(17, 20)	0	_	0	_	ns
(referenced to \overline{CAS}) ^(12, 17, 21)	trrh		0		0	_	ns
twch Write Command Hold Time ^(17, 27) 8 — 10 — ns	trch		0	_	0	_	ns
	twcн	Write Command Hold Time(17, 27)	8		10		ns



AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			50	-6	60	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
twcr	Write Command Hold Time (referenced to RAS) ⁽¹⁷⁾	40	_	50		ns
twp	Write Command Pulse Width(17)	8	_	10	_	ns
twpz	WE Pulse Widths to Disable Outputs	10	_	10	_	ns
trwL	Write Command to RAS Lead Time(17)	13	_	15	_	ns
tcwL	Write Command to CAS Lead Time(17, 21)	8	_	10	_	ns
twcs	Write Command Setup Time(14, 17, 20)	0	_	0	_	ns
t DHR	Data-in Hold Time (referenced to RAS)	39	_	39	_	ns
tach	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	_	15	_	ns
t OEH	OE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	8	_	10	_	ns
tos	Data-In Setup Time(15, 22)	0	_	0	_	ns
tон	Data-In Hold Time(15, 22)	8	_	10		ns
trwc	READ-MODIFY-WRITE Cycle Time	108	_	133		ns
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle(14)	64	_	77	_	ns
tcwp	CAS to WE Delay Time(14, 20)	26	_	32	_	ns
tawd	Column-Address to WE Delay Time(14)	39	_	47	_	ns
t PC	Fast Page Mode READ or WRITE Cycle Time ⁽²⁴⁾	20	_	25	_	ns
trasp	RAS Pulse Width	50	100K	60	100K	ns
t CPA	Access Time from CAS Precharge(15)	_	30	_	35	ns
tPRWC	READ-WRITE Cycle Time(24)	56	_	68	_	ns
tсон	Data Output Hold after CAS LOW	5	_	5	_	ns
toff	Output Buffer Turn-Off Delay from CAS or RAS(13,15,19,29)	1.6	12	1.6	15	ns
twnz	Output Disable Delay from WE	3	10	3	10	ns
tclch	Last CAS going LOW to First CAS returning HIGH ⁽²³⁾	10	_	10	_	ns
tcsr	CAS Setup Time (CBR REFRESH)(30, 20)	5	_	5	_	ns
tchr	CAS Hold Time (CBR REFRESH)(30, 21)	8	_	10	_	ns
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	_	0	_	ns
twrp	WE Setup Time (CBR Refresh)	5	_	5	_	ns
twrh	WE Hold Time (CBR Refresh)	8	_	10	_	ns
tref	Auto Refresh Period (1,024 Cycles)	_	16	_	16	ms
tτ	Transition Time (Rise or Fall)(2,3)	1	50	1	50	ns

Note

The -60 timing parameters are shown for reference only. The -50 speed option supports 50ns and 60ns timing specifications.

IS41LV16105D



AC TEST CONDITIONS

Output load: One TTL Load and 50 pF

Input timing reference levels: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$

Output timing reference levels: VoH = 2.4V, VoL = 0.4V


Notes:

- 1. An initial pause of 200 µs is required after power-up followed by eight \overline{RAS} refresh cycle (\overline{RAS} -Only or CBR) before proper device operation is assured. The eight \overline{RAS} cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
- 2. ViH (MIN) and ViL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between ViH and ViL (or between ViL and ViH) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between V_IH and V_IL (or between V_IH and V_IH) in <u>a monotonic manner.</u>
- 4. If \overline{CAS} and \overline{RAS} = V_{IH}, data output is High-Z.
- 5. If $\overline{\text{CAS}} = V_{\text{IL}}$, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that trcd ž trcd (MAX).
- 9. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trad (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by trad.
- 12. Either trich or trich must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.
- 14. twcs, trwo, tawo and tcwd are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ž twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwd ž trwd (MIN), tawd ž tawd (MIN) and tcwd ž tcwd (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to Vih) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, I/O goes open. If \overline{OE} is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as $\overline{\text{WE}}$ going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once top or toff occur.
- 20. The first $\chi \overline{\text{CAS}}$ edge to transition LOW.
- 21. The last $\chi \overline{\text{CAS}}$ edge to transition HIGH.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling $\chi \overline{CAS}$ edge to first rising $\chi \overline{CAS}$ edge.
- 24. Last rising $\chi \overline{CAS}$ edge to next cycle's last rising $\chi \overline{CAS}$ edge.
- 25. Last rising $\chi \overline{\text{CAS}}$ edge to first falling $\chi \overline{\text{CAS}}$ edge.
- 26. Each χCAS must meet minimum pulse width.
- 27. Last $\chi \overline{CAS}$ to go LOW.
- 28. I/Os controlled, regardless UCAS and LCAS.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.

Downloaded from Arrow.com.



FAST-PAGE-MODE READ CYCLE




Note:

1. toff is referenced from rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.




FAST PAGE MODE READ-MODIFY-WRITE CYCLE






FAST-PAGE-MODE EARLY WRITE CYCLE (OE = DON'T CARE)






FAST-PAGE-MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)






FAST PAGE MODE EARLY WRITE CYCLE






AC WAVEFORMS

READ CYCLE (With WE-Controlled Disable)




RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)






CBR REFRESH CYCLE (Addresses; OE = DON'T CARE)



HIDDEN REFRESH CYCLE(1) (WE = HIGH; OE = LOW)



- 1. A Hidden Refresh may also be perfor<u>med after a Write Cycle</u>. In this case, $\overline{\text{WE}}$ = LOW and $\overline{\text{OE}}$ = HIGH.
- 2. toff is referenced from rising edge of RAS or CAS, whichever occurs last.



ORDERING INFORMATION:


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
50	IS41LV16105D-50KI	400-mil SOJ
	IS41LV16105D-50KLI	400-mil SOJ, Lead-free
	IS41LV16105D-50TI	400-mil TSOP (Type II)
	IS41LV16105D-50TLI	400-mil TSOP (Type II), Lead-free


Note:

The -50 speed option supports 50ns and 60ns timing specifications.









Downloaded from **Arrow.com**.