

256 K × 16 Static RAM

Features

- High speed
 □ t_{AA} = 12 ns
- Low active power ☐ 612 mW (max.)
- Low CMOS standby power
 □ 1.8 mW (max.)
- 2.0 V Data Retention (660 µW at 2.0 V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

Functional Description

The CY7C1041BNV33 is a high-performance CMOS Static RAM organized as 262,144 words by 16 bits.

Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins $(I/O_0$ through $I/O_7)$, is written into the location specified on the address pins $(A_0$ through $A_{17})$. If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins $(I/O_8$ through $I/O_{15})$ is written into the location specified on the address pins $(A_0$ through $A_{17})$.


Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$ to I/O $_7$. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory will appear on I/O $_8$ to I/O $_{15}$. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$ through I/O $_{15}$) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1041BNV33 is available in a standard 44-pin TSOP II package with center power and ground (revolutionary) pinout.

For a complete list of related documentation, click here.

Logic Block Diagram



Cypress Semiconductor Corporation
Document Number: 001-06434 Rev. *I

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised May 11, 2018





Contents

Pin Configuration	3
Selection Guide	3
Maximum Ratings	4
Operating Range	
Electrical Characteristics	4
Capacitance	
AC Test Loads and Waveforms	
Data Retention Characteristics	5
Data Retention Waveform	5
Switching Characteristics	6
Switching Waveforms	
Truth Table	
Ordering Information	10
Ordering Code Definitions	


Раскаде Diagrams	11
Acronyms	12
Document Conventions	12
Units of Measure	12
Document History Page	13
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support	14
Products	14
PSoC® Solutions	14
Cypress Developer Community	14
Technical Support	14





Pin Configuration

Figure 1. 44-pin TSOP II pinout (Top View)



Selection Guide

Descripti	on					-12
Maximum Access Time (ns)	7					12
Maximum Operating Current (mA)					Commercial	190
Maximum CMOS Standby Current (mA)					Commercial	0.5

Document Number: 001-06434 Rev. *I



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Power Applied–55 °C to +125 °C

Supply Voltage on V_{CC} to Relative GND $^{[1]}$ -0.5 V to +4.6 V

DC Input Voltage [1]	0.5 V to V _{CC} + 0.5 V
Current into Outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	>2001 V
Latch up current	> 200 mA

Operating Range

Range	Ambient Temperature [2]	V _{CC}
Commercial	0 °C to +70 °C	$3.3 \text{ V} \pm 0.3 \text{ V}$

Electrical Characteristics

Over the Operating Range

Doromotor	Deportation	Test Conditions	-1	Unit	
Parameter	Description	rest Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -4.0 \text{ mA}$	2.4	_	V
V_{OL}	Output LOW Voltage	$V_{CC} = Min, I_{OL} = 8.0 \text{ mA}$	-	0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage [1]		-0.5	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$	-1	+1	μΑ
l _{oz}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled	-1	+1	μΑ
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max., f = f_{MAX} = 1/t_{RC}$ Commercial	_	190	mA
I _{SB1}	Automatic CE Power-Down Current – TTL Inputs	$\begin{aligned} &\text{Max. } V_{CC}, \overline{CE} \geq V_{IH}, \\ &V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \\ &f = f_{MAX} \end{aligned}$	_	40	mA
I _{SB2}	Automatic CE Power-Down Current – CMOS Inputs			0.5	mA

Notes

- 1. $V_{\rm IL}$ (min.) = -2.0 V for pulse durations of less than 20 ns. 2. $T_{\rm A}$ is the "Instant On" case temperature.




Capacitance

Parameter [3]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	8	pF
C _{OUT}	I/O capacitance		8	pF

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions [4]	Min	Max	Unit
V_{DR}	V _{CC} for Data Retention		2.0	_	V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V},$	_	330	μΑ
t _{CDR} ^[3]	Data Retention Current Chip Deselect to Data Retention Time	$CE \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	0	-	ns
t _R ^[5]	Operation Recovery Time		t _{RC}	-	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



- 3. Tested initially and after any design or process changes that may affect these parameters. 4. No input may exceed $V_{\rm CC}$ + 0.5 V. 5. $t_{\rm r} \le 3$ ns for the -12 and -15 speeds.



Switching Characteristics

Over the Operating Range

Parameter [6]	Description	-1	12	
Parameter [10]	Description	Min	Max	Unit
READ CYCLE				
t _{RC}	Read Cycle Time	12	_	ns
t _{AA}	Address to Data Valid	_	12	ns
t _{OHA}	Data Hold from Address Change	3	_	ns
t _{ACE}	CE LOW to Data Valid	-	12	ns
t _{DOE}	OE LOW to Data Valid	-	6	ns
t _{LZOE}	OE LOW to Low Z	0	-	ns
t _{HZOE}	OE HIGH to High Z [7, 8]	_	6	ns
t _{LZCE}	CE LOW to Low Z [8]	3	-	ns
t _{HZCE}	CE HIGH to High Z [7, 8]	_	6	ns
t _{PU}	CE LOW to Power-Up	0	-	ns
t _{PD}	CE HIGH to Power-Down	ı	12	ns
t _{DBE}	Byte Enable to Data Valid	ı	6	ns
t _{LZBE}	Byte Enable to Low Z	0	1	ns
t _{HZBE}	Byte Disable to High Z	ı	6	ns
WRITE CYCLE	[9, 10]			
t_{WC}	Write Cycle Time	12	1	ns
t _{SCE}	CE LOW to Write End	10	1	ns
t_{AW}	Address Set-Up to Write End	10	-	ns
t _{HA}	Address Hold from Write End	0	_	ns
t _{SA}	Address Set-Up to Write Start	0	_	ns
t _{PWE}	WE Pulse Width	10	_	ns
t _{SD}	Data Set-Up to Write End	7		ns
t _{HD}	Data Hold from Write End	0	-	ns
t _{LZWE}	WE HIGH to Low Z [8]	3	-	ns
t _{HZWE}	WE LOW to High Z ^[7, 8]		6	ns
t _{BW}	Byte Enable to End of Write	10	-	ns

Notes

Notes
 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified loL/l_{OH} and 30-pF load capacitance.
 t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of Figure 2 on page 5. Transition is measured ±500 mV from steady-state voltage.
 At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZWE} is less than t_{LZWE} for any given device.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Switching Waveforms

Figure 4. Read Cycle No. 1 [11, 12]





Figure 5. Read Cycle No. 2 (OE Controlled) [12, 13]



^{11. &}lt;u>Dev</u>ice is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> = V_{IL}.

12. <u>WE</u> is HIGH for read cycle.

13. Address valid prior to or coincident with <u>CE</u> transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [14, 15]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)



Notes


14. Data I/O is high-impedance if \overline{OE} or \overline{BHE} and/or \overline{BLE} = V_{IH} .

15. If \overline{CE} goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW)





Truth Table


CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ -I/O ₁₅	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power Down	Standby (I _{SB})
L	L	Н	L	Ţ	Data Out	Data Out	Read All Bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High Z	Read Lower Bits Only	Active (I _{CC})
L	L	Н	Н	L	High Z	Data Out	Read Upper Bits Only	Active (I _{CC})
L	X	L	L	L	Data In	Data In	Write All Bits	Active (I _{CC})
L	X	L	L	Н	Data In	High Z	Write Lower Bits Only	Active (I _{CC})
L	X	L	Н	L	High Z	Data In	Write Upper Bits Only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1041BNV33L-12ZXC	51-85087	44-pin TSOP II (Pb-free)	Commercial

Please contact local sales representative regarding availability of these parts.

Ordering Code Definitions



Document Number: 001-06434 Rev. *I



Package Diagrams

PIN 1 I.D. 88888888888888888888888 10.262 (0,404) 10.058 (0.396) 11,938 (0,470) EJECTOR MARK
(OPTIONAL)
CAN BE LOCATED
ANYWHERE IN THE
BOTTOM PKG BOTTOM VIEW TOP VIEW 0.400(0.016) 0.300 (0.012) 0.800 BSC BASE PLANE (0.0315) 10.262 (0.404) 10.058 (0.396) 0.10 (.004) 0.210 (0.0083) 0.120 (0.0047) 18.517 (0.729) 18.313 (0.721) 1.194 (0.047) 0.991 (0.039) SEATING PLANE 0.597 (0.0235) 0.406 (0.0160) 0.150 DIMENSION IN MM (INCH) $\frac{\text{MAX}}{\text{MIN.}}$ PKG WEIGHT: REFER TO PMDD SPEC

51-85087 *E

Figure 9. 44-pin TSOP II Package Outline, 51-85087




Acronyms

Acronym	Description					
CMOS	Complementary Metal Oxide Semiconductor					
CE	Chip Enable					
I/O	Input/Output					
ŌĒ	Output Enable					
SRAM	Static Random Access Memory					
TTL	Transistor-Transistor Logic					
TSOP	Thin Small-Outline Package					
WE	Write Enable					

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μF	microfarad			
μS	microsecond			
μW	microwatt			
mA	milliampere			
ms	millisecond			
mW	milliwatt			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



Page 13 of 14



Document History Page

Document Title: CY7C1041BNV33, 256 K × 16 Static RAM Document Number: 001-06434					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	423877	NXR	See ECN	New data sheet.	
*A	2899016	VKN	See ECN	Removed Industrial grade temperature related information. Removed 15 ns speed bin related information. Updated Ordering Information. Updated Package Diagrams.	
*B	3109184	AJU	12/13/2010	Added Ordering Code Definitions.	
*C	3210222	PRAS	03/30/2011	Updated Selection Guide. Added Acronyms and Units of Measure. Updated in new template.	
*D	3232637	PRAS	05/04/2011	Updated Electrical Characteristics: Fixed unit for Input Leakage current and Output Leakage current from mA to μA.	
*E	3403051	AJU	10/12/2011	Updated Ordering Information (Removed prune part number CY7C1041BNV33L-12VXC). Updated Package Diagrams.	
*F	4337921	VINI	04/09/2014	Updated Maximum Ratings: Added "Static discharge voltage" and "Latch up current" details. Updated Package Diagrams: spec 51-85082 — Changed revision from *D to *E. spec 51-85087 — Changed revision from *D to *E. Updated to new template. Completing Sunset Review.	
*G	4578500	VINI	11/25/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.	
*H	4736197	VINI	04/23/2015	Removed "44-pin SOJ package" details in all instances across the document. Updated Package Diagrams: Removed spec 51-85082 *E. Updated to new template. Completing Sunset Review.	
*	6171990	VINI	05/11/2018	Obsolete datasheet	

Document Number: 001-06434 Rev. *I



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive
Clocks & Buffers
Interface
Lighting & Power Control
Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2006-2018. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-06434 Rev. *I

Revised May 11, 2018

Page 14 of 14

All products and company names mentioned in this document may be the trademarks of their respective holders.