



Contents


Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	7
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16



Pin Configuration

Figure 1. 48-ball VFBGA Pinout (Top View)



Product Portfolio

					Power Dissipation						
Product	Product Range V _{CC} Range (V)		Speed Operating, I _{CC} (mA)			Standby, I _{SB2}					
Product	Range			(ns)	f = 1 MHz		f = 1 MHz f = f _m		(μĂ		
		Min	Typ ^[2]	Max		Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max
CY62126EV18LL	Industrial	1.65	1.8	1.95	70	1.3	2	11	12	1	4

Notes

- NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the battery life of the device. These user guidelines are not tested. Storage temperature-65 °C to +150 °C Ambient temperature with Supply voltage to ground potential $^{[3,\,4]}_{-}.....-0.3$ V to 2.25 V (V $_{CCmax}$ + 0.3 V) DC voltage applied to outputs in High Z state $^{[3,\;4]}$ -0.3 V to 2.25 V (V $_{CCmax}$ + 0.3 V)

DC input voltage [3, 4]0.3 V to 2.25 V (V _{CCmax} + 0.3 V)
Output current into outputs (LOW)
Static discharge voltage (MIL-STD-883, Method 3015) > 2001 V
Latch-up current > 200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[5]
CY62126EV18LL	Industrial	–40 °C to +85 °C	1.65 V to 1.95 V

Electrical Characteristics

Over the Operating Range

Doromotor	Description	Test Conditions			70 ns			
Parameter	Description				Typ ^[6]	Max	Unit	
V _{OH}	Output high voltage	I _{OH} = -0.1 mA		1.4	_	_	V	
V _{OL}	Output low voltage	I _{OL} = 0.1 mA		_	_	0.2	V	
V _{IH}	Input high voltage	V _{CC} = 1.65 V to 1.95 V		1.4	-	V _{CC} + 0.2 V	V	
V _{IL}	Input low voltage	V _{CC} = 1.65 V to 1.95 V		-0.2	_	0.4	V	
I _{IX}	Input leakage current	$GND \leq V_I \leq V_CC$		-1	_	+1	μΑ	
I _{OZ}	Output leakage current	GND \leq V _O \leq V _{CC} , Output Disabled		-1	_	+1	μА	
I _{CC}	V _{CC} operating supply current	$f = f_{\text{max}} = 1/t_{\text{RC}}$	V _{CC} = V _{CCmax} I _{OUT} = 0 mA CMOS levels	-	11	12	mA	
		f = 1 MHz		_	1.3	2.0		
I _{SB1} ^[7]	Automatic CE power down current —CMOS inputs	$\label{eq:control_control_control} \begin{split} \overline{\text{CE}} &\geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ \text{V}_{\text{IN}} &\geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ \text{f} &= \text{f}_{\text{max}} \text{ (Address and Data Only)}, \\ \text{f} &= 0 \text{ (OE, } \overline{\text{BHE}}, \overline{\text{BLE}}, \text{ and } \overline{\text{WE}}), \\ \text{V}_{\text{CC}} &= 1.95 \text{ V} \end{split}$		_	1	4	μА	
I _{SB2} ^[7]	Automatic CE power down current —CMOS inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \le 0.2 \text{ V},$ $\text{f} = 0, \text{V}_{\text{CC}} = 1.95 \text{ V}$		_	1	4	μА	

Notes

- $V_{\text{IL(min)}}$ = -2.0 V for pulse durations less than 20 ns.

- V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a 100 μs ramp time from 0 to V_{cc}(min) and 200 μs wait time after V_{cc} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Chip enable (CE) needs to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


Parameter ^[8]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}$, $f = 1 \text{MHz}$, $V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [8]	Description	Test Conditions	48-ball VFBGA Package	Unit
Θ_{JA}		Still Air, soldered on a 4.25 × 1.125 inch, two-layer printed circuit board	58.85	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		17.01	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	1.65 V-1.95 V	Unit
R1	13500	Ω
R2	10800	Ω
R _{TH}	6000	Ω
V _{TH}	0.8	V

Note

^{8.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Cond	Min	Typ ^[9]	Max	Unit	
V_{DR}	V _{CC} for data retention			1	_	_	V
I _{CCDR} ^[10]	Data retention current	$V_{CC} = V_{DR}$					μА
		$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V}$	Industrial	-	-	3	
t _{CDR} ^[11]	Chip deselect to data retention time			0	_	_	ns
t _R ^[12]	Operation recovery time			70	_	-	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



^{9.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C. 10. Chip enable (CE) needs to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating. 11. Tested initially and after any design or process changes that may affect these parameters. 12. Full device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} > 100 μs.



Switching Characteristics

Over the Operating Range

Parameter [13]	Description	70	ns	l lmit
Parameter [10]	Description	Min	Max	Unit
Read Cycle		·		
t _{RC}	Read cycle time	70	_	ns
t _{AA}	Address to data valid	-	70	ns
t _{OHA}	Data hold from address change	10	_	ns
t _{ACE}	CE LOW to data valid	_	70	ns
t _{DOE}	OE LOW to data valid	-	35	ns
t _{LZOE}	OE LOW to Low Z [14]	5	_	ns
t _{HZOE}	OE HIGH to High Z [14, 15]	_	25	ns
t _{LZCE}	CE LOW to Low Z [14]	10	_	ns
t _{HZCE}	CE HIGH to High Z [14, 15]	_	25	ns
t _{PU}	CE LOW to power up	0	_	ns
t _{PD}	CE HIGH to power down	_	70	ns
t _{DBE}	BHE / BLE LOW to data valid	_	35	ns
t _{LZBE}	BHE / BLE LOW to Low Z [14]	5	_	ns
t _{HZBE}	BHE / BLE HIGH to High Z [14, 15]	_	25	ns
Write Cycle [16, 17]		<u>.</u>		
t _{WC}	Write cycle time	70	_	ns
t _{SCE}	CE LOW to write end	60	_	ns
t _{AW}	Address setup to write end	60	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	_	ns
t _{PWE}	WE pulse width	60	_	ns
t _{BW}	BHE / BLE pulse width	60	_	ns
t _{SD}	Data setup to write end	35	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{HZWE}	WE LOW to High Z [14, 15]	-	25	ns
t _{LZWE}	WE HIGH to Low Z [14]	10	_	ns

^{13.} Test conditions assume signal transition time of 1.8 ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.

^{14.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZCE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.

15. t_{HZCE}, t_{HZCE}, t_{HZCE}, t_{HZEE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

16. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.

17. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to sum of t_{SD} and t_{HZWE}.



Switching Waveforms

Figure 4. Read Cycle No. 1 (Address transition controlled) [18, 19]





Figure 5. Read Cycle No. 2 (OE controlled) [19, 20]



Notes

Document Number: 001-94739 Rev. *B

^{18.} The device is continuously selected. OE, CE = V_{IL}, BHE, BLE, or both = V_{IL}.

19. WE is high for read cycle.

20. Address valid before or similar to CE and BHE, BLE transition LOW.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ($\overline{\text{WE}}$ controlled) [21, 22, 23]





Figure 7. Write Cycle No. 2 (CE controlled) [21, 22, 23]



Notes

- 21. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.

 22. Data I/O is high impedance if OE = V_{IH}.

 23. If CE goes high simultaneously with WE = V_{IH}, the output remains in a high impedance state.

 24. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE controlled, OE LOW [25, 26]





Figure 9. Write Cycle No. 4 (BHE/BLE controlled, OE LOW) [25]



^{25.} If CE goes high simultaneously with WE = V_{IH}, the output remains in a high impedance state.

26. The minimum write cycle pulse width should be equal to sum of t_{SD} and t_{HZWE}.

27. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE [28]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/power down	Standby (I _{SB})
L	Χ	Х	Н	Н	High Z	Output disabled	Active (I _{CC})
L	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})

Note
28. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
70	CY62126EV18LL-70BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of other parts.


Ordering Code Definitions





Package Diagram

Figure 10. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Acronyms

Acronym	Description		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
I/O	Input/Output		
OE	Output Enable		
RAM	Random Access Memory		
SRAM	Static Random Access Memory		
TSOP	Thin Small Outline Package		
VFBGA	Very Fine-Pitch Ball Grid Array		
WE	Write Enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μs	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			

Document Number: 001-94739 Rev. *B Page 14 of 16



Document History Page

Document Title: CY62126EV18 MoBL [®] , 1-Mbit (64 K × 16) Static RAM Document Number: 001-94739						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	4547224	VINI	11/07/2014	New datasheet.		
*A	5536310	VINI	11/29/2016	Changed datasheet status to Final. Updated template.		
*B	6013631	AESATMP9	01/04/2018	Updated logo and copyright.		

Document Number: 001-94739 Rev. *B Page 15 of 16



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

PSoC®Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any information or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, a

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-94739 Rev. *B Revised January 4, 2018 Page 16 of 16