


Contents

Pin Configuration	3	Ordering Information.....	12
Product Portfolio	3	Ordering Code Definitions	12
Maximum Ratings	4	Package Diagrams.....	13
Operating Range.....	4	Acronyms	14
Electrical Characteristics.....	4	Document Conventions	14
Capacitance	4	Units of Measure	14
Thermal Resistance.....	5	Document History Page	15
AC Test Loads and Waveforms.....	5	Sales, Solutions, and Legal Information	16
Data Retention Characteristics	6	Worldwide Sales and Design Support.....	16
Data Retention Waveform	6		
Switching Characteristics.....	7		
Switching Waveforms	8		
Truth Table	11		

Pin Configuration

Figure 1. 48-ball VFBGA Pinout (Top View)



Product Portfolio

Product	Range	V _{CC} Range (V)			Speed (ns)	Power Dissipation					
						Operating, I _{CC} (mA)				Standby, I _{SB2} (μA)	
		f = 1 MHz		f = f _{max}							
		Min	Typ ^[2]	Max		Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max
CY62126EV18LL	Industrial	1.65	1.8	1.95	70	1.3	2	11	12	1	4

Notes

1. NC pins are not connected on the die.
2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

Maximum Ratings

Exceeding maximum ratings may shorten the battery life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature with power applied -55 °C to +125 °C

Supply voltage to ground potential ^[3, 4] -0.3 V to 2.25 V ($V_{CCmax} + 0.3$ V)

DC voltage applied to outputs in High Z state ^[3, 4] -0.3 V to 2.25 V ($V_{CCmax} + 0.3$ V)

DC input voltage ^[3, 4] -0.3 V to 2.25 V ($V_{CCmax} + 0.3$ V)

Output current into outputs (LOW) 20 mA

Static discharge voltage (MIL-STD-883, Method 3015) > 2001 V

Latch-up current > 200 mA

Operating Range

Device	Range	Ambient Temperature	V_{CC} ^[5]
CY62126EV18LL	Industrial	-40 °C to +85 °C	1.65 V to 1.95 V

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	70 ns			Unit
			Min	Typ ^[6]	Max	
V_{OH}	Output high voltage	$I_{OH} = -0.1$ mA	1.4	—	—	V
V_{OL}	Output low voltage	$I_{OL} = 0.1$ mA	—	—	0.2	V
V_{IH}	Input high voltage	$V_{CC} = 1.65$ V to 1.95 V	1.4	—	$V_{CC} + 0.2$ V	V
V_{IL}	Input low voltage	$V_{CC} = 1.65$ V to 1.95 V	-0.2	—	0.4	V
I_{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$	-1	—	+1	μA
I_{OZ}	Output leakage current	$GND \leq V_O \leq V_{CC}$, Output Disabled	-1	—	+1	μA
I_{CC}	V_{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	—	11	12	mA
		$V_{CC} = V_{CCmax}$ $I_{OUT} = 0$ mA CMOS levels	—	1.3	2.0	
I_{SB1} ^[7]	Automatic CE power down current —CMOS inputs	$\overline{CE} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V, $V_{IN} \leq 0.2$ V, $f = f_{max}$ (Address and Data Only), $f = 0$ (\overline{OE} , \overline{BHE} , \overline{BLE} , and \overline{WE}), $V_{CC} = 1.95$ V	—	1	4	μA
I_{SB2} ^[7]	Automatic CE power down current —CMOS inputs	$\overline{CE} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, $f = 0$, $V_{CC} = 1.95$ V	—	1	4	μA

Notes

3. $V_{IL(min)}$ = -2.0 V for pulse durations less than 20 ns.

4. $V_{IH(max)}$ = $V_{CC} + 0.75$ V for pulse durations less than 20 ns.

5. Full device AC operation assumes a 100 μs ramp time from 0 to $V_{CC(min)}$ and 200 μs wait time after V_{CC} stabilization.

6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.

7. Chip enable (\overline{CE}) needs to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

Capacitance


Parameter ^[8]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25\text{ }^{\circ}\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = V_{CC(\text{typ})}$	10	pF
C_{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[8]	Description	Test Conditions	48-ball VFBGA Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still Air, soldered on a 4.25×1.125 inch, two-layer printed circuit board	58.85	$^{\circ}\text{C/W}$
Θ_{JC}	Thermal resistance (junction to case)		17.01	$^{\circ}\text{C/W}$

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	1.65 V–1.95 V	Unit
R1	13500	Ω
R2	10800	Ω
R_{TH}	6000	Ω
V_{TH}	0.8	V

Note

8. Tested initially and after any design or process changes that may affect these parameters.


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions		Min	Typ ^[9]	Max	Unit
V_{DR}	V_{CC} for data retention			1	–	–	V
$I_{CCDR}^{[10]}$	Data retention current	$V_{CC} = V_{DR}$, $\overline{CE} \geq V_{CC} - 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	Industrial	–	–	3	μA
$t_{CDR}^{[11]}$	Chip deselect to data retention time			0	–	–	ns
$t_R^{[12]}$	Operation recovery time			70	–	–	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



Notes

9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25\text{ }^\circ\text{C}$.
10. Chip enable (\overline{CE}) needs to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
11. Tested initially and after any design or process changes that may affect these parameters.
12. Full device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} > 100\text{ }\mu\text{s}$.

Switching Characteristics

Over the Operating Range

Parameter ^[13]	Description	70 ns		Unit
		Min	Max	
Read Cycle				
t _{RC}	Read cycle time	70	–	ns
t _{AA}	Address to data valid	–	70	ns
t _{OHA}	Data hold from address change	10	–	ns
t _{ACE}	\overline{CE} LOW to data valid	–	70	ns
t _{DOE}	\overline{OE} LOW to data valid	–	35	ns
t _{LZOE}	\overline{OE} LOW to Low Z ^[14]	5	–	ns
t _{HZOE}	\overline{OE} HIGH to High Z ^[14, 15]	–	25	ns
t _{LZCE}	\overline{CE} LOW to Low Z ^[14]	10	–	ns
t _{HZCE}	\overline{CE} HIGH to High Z ^[14, 15]	–	25	ns
t _{PU}	\overline{CE} LOW to power up	0	–	ns
t _{PD}	\overline{CE} HIGH to power down	–	70	ns
t _{DBE}	\overline{BHE} / \overline{BLE} LOW to data valid	–	35	ns
t _{LZBE}	\overline{BHE} / \overline{BLE} LOW to Low Z ^[14]	5	–	ns
t _{HZBE}	\overline{BHE} / \overline{BLE} HIGH to High Z ^[14, 15]	–	25	ns
Write Cycle ^[16, 17]				
t _{WC}	Write cycle time	70	–	ns
t _{SCE}	\overline{CE} LOW to write end	60	–	ns
t _{AW}	Address setup to write end	60	–	ns
t _{HA}	Address hold from write end	0	–	ns
t _{SA}	Address setup to write start	0	–	ns
t _{PWE}	\overline{WE} pulse width	60	–	ns
t _{BW}	\overline{BHE} / \overline{BLE} pulse width	60	–	ns
t _{SD}	Data setup to write end	35	–	ns
t _{HD}	Data hold from write end	0	–	ns
t _{HZWE}	\overline{WE} LOW to High Z ^[14, 15]	–	25	ns
t _{LZWE}	\overline{WE} HIGH to Low Z ^[14]	10	–	ns

Notes

13. Test conditions assume signal transition time of 1.8 ns or less, timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.

14. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device.

15. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

16. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.

17. The minimum write cycle pulse width for Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) should be equal to sum of t_{SD} and t_{HZWE} .

Switching Waveforms

Figure 4. Read Cycle No. 1 (Address transition controlled) [18, 19]







Figure 5. Read Cycle No. 2 ($\overline{\text{OE}}$ controlled) [19, 20]



Notes

18. The device is continuously selected. $\overline{\text{OE}}$, $\overline{\text{CE}} = V_{\text{IL}}$, $\overline{\text{BHE}}$, $\overline{\text{BLE}}$, or both = V_{IL} .
19. WE is high for read cycle.
20. Address valid before or similar to $\overline{\text{CE}}$ and $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW.

Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (\overline{WE} controlled) [21, 22, 23]

Figure 7. Write Cycle No. 2 (\overline{CE} controlled) [21, 22, 23]

Notes

21. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} or both $= V_{IL}$. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.

22. Data I/O is high impedance if $OE = V_{IH}$.

23. If \overline{CE} goes high simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

24. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (\overline{WE} controlled, \overline{OE} LOW) [25, 26]





Figure 9. Write Cycle No. 4 ($\overline{BHE}/\overline{BLE}$ controlled, \overline{OE} LOW) [25]



Notes

25. If \overline{CE} goes high simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

26. The minimum write cycle pulse width should be equal to sum of t_{SD} and t_{HZWE} .

27. During this period, the I/Os are in output state. Do not apply input signals.

Truth Table

$\overline{CE}^{[28]}$	\overline{WE}	\overline{OE}	\overline{BHE}	\overline{BLE}	Inputs/Outputs	Mode	Power
H	X	X	X	X	High Z	Deselect/power down	Standby (I_{SB})
L	X	X	H	H	High Z	Output disabled	Active (I_{CC})
L	H	L	L	L	Data out (I/O_0 – I/O_{15})	Read	Active (I_{CC})
L	H	L	H	L	Data out (I/O_0 – I/O_7); I/O_8 – I/O_{15} in High Z	Read	Active (I_{CC})
L	H	L	L	H	Data out (I/O_8 – I/O_{15}); I/O_0 – I/O_7 in High Z	Read	Active (I_{CC})
L	H	H	L	L	High Z	Output disabled	Active (I_{CC})
L	H	H	H	L	High Z	Output disabled	Active (I_{CC})
L	H	H	L	H	High Z	Output disabled	Active (I_{CC})
L	L	X	L	L	Data in (I/O_0 – I/O_{15})	Write	Active (I_{CC})
L	L	X	H	L	Data in (I/O_0 – I/O_7); I/O_8 – I/O_{15} in High Z	Write	Active (I_{CC})
L	L	X	L	H	Data in (I/O_8 – I/O_{15}); I/O_0 – I/O_7 in High Z	Write	Active (I_{CC})

Note

28. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.

Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
70	CY62126EV18LL-70BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of other parts.

Ordering Code Definitions

CY	621	2	6	E	V18	LL	-	XX	XX	X	X	
												Temperature Range: X = I I = Industrial
												Pb-free
												Package Type: XX = BV BV = 48-ball VFBGA
												Speed Grade: XX = 70 ns
												LL = Low Power
												Voltage: V18 = 1.8V Typical
												Process Technology: E = 90 nm
												Bus Width: 6 = × 16
												Density: 2 = 1-Mbit
												Family Code: 621= MoBL SRAM family
												Company ID: CY = Cypress

Figure 10. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



51-85150 *H

Acronyms

Acronym	Description
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{\text{OE}}$	Output Enable
RAM	Random Access Memory
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
$\overline{\text{WE}}$	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY62126EV18 MoBL [®] , 1-Mbit (64 K × 16) Static RAM Document Number: 001-94739				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	4547224	VINI	11/07/2014	New datasheet.
*A	5536310	VINI	11/29/2016	Changed datasheet status to Final. Updated template.
*B	6013631	AESATMP9	01/04/2018	Updated logo and copyright.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.