

Table of Contents

Table of Contents

1	Overview	. 4
2	Block Diagram	. 6
3	Pin Configuration	. 7
3.1	Pin Assignment	. 7
3.2	Pin Definitions and Functions	. 7
3.3	Voltage and Current Definition	. 8
4	General Product Characteristics	. 9
4.1	Absolute Maximum Ratings	
4.2	Functional Range	
4.3	Thermal Resistance	
5	Functional Description	15
5.1	Power Stage	
5.1.1	Output ON-State Resistance	
5.1.2	Switching a Resistive Load	
5.1.3	Switching an Inductive Load	
5.1.3.1	Output Clamping	
5.1.3.2	Maximum Load Inductance	
5.1.4	Inverse Current Capability	
5.1.5	PWM Switching	
5.2	Input Pins	
5.2.1	Input Circuitry	
5.2.2	Input Pin Voltage	
5.3	Protection Functions	
5.3.1	Loss of Ground Protection	
5.3.2	Protection during Loss of Load or Loss of VS Condition	
5.3.3	Undervoltage Behavior	
5.3.4	Overvoltage Protection	21
5.3.5	Reverse Polarity Protection	22
5.3.6	Overload Protection	
5.3.6.1	Activation of the Switch into Short Circuit (Short circuit Type 1)	22
5.3.6.2	Short Circuit Appearance when the Device is already ON (Short circuit Type 2)	22
5.3.7	Temperature Limitation in the Power DMOS	23
5.4	Diagnostic Functions	24
5.4.1	IS Pin	24
5.4.2	SENSE Signal in Different Operation Mode	24
5.4.3	SENSE Signal in the Nominal Current Range	25
5.4.3.1	SENSE Signal Variation and Calibration	25
5.4.3.2	SENSE Signal Timing	27
5.4.3.3	SENSE Signal in Case of Short Circuit to VS	27
5.4.3.4	SENSE Signal in Case of Over Load	27
6	Electrical characteristics BTS50010-1TAC	28
6.1	Electrical Characteristics Table	
6.2	General Product Characteristics	
7	Package Outlines	39
D	Application Information	
5 8.1	Further Application Information	
J. I	Tartifor Application information	74





								Ta	able o	of Co	nten	ts
9	Revision History	 	 	 	 	 	 				4	43



Smart High-Side Power Switch

BTS50010-1TAC





1 Overview

Application

- · All types of resistive, inductive and capacitive loads
- · Replaces electromechanical relays and fuses
- Most suitable for applications with high current loads, such as heating system, main switch for power distribution and for switching single loads
- PWM application with low frequencies



PG-TO263-7-8

Features

- · One channel device
- · Low Stand-by current
- Wide input voltage range (can be driven by logic levels 3.3V and 5V as well as directly by $V_{\rm S}$)
- Electrostatic discharge protection (ESD)
- Optimized Electromagnetic Compatibility (EMC)
- Logic ground independent from load ground
- · Very low leakage current on OUT pin
- Compatible to cranking pulse requirement (test pulse 4 of ISO7637 and cold start pulse in LV124)
- · Embedded diagnostic functions
- · Embedded protection functions
- Green Product (RoHS compliant)
- AEC Qualified

Description

The BTS50010-1TAC is a $1.0m\Omega$ single channel Smart High-Side Power Switch, embedded in a PG-TO-263-7-8 package, providing protective functions and diagnosis. It contains Infineon[®] Reversave. The power transistor is built by a N-channel power MOSFET with charge pump. It is specially designed to drive high current loads up to 80A, for applications like switched battery couplings, power distribution switches, heaters, glow plugs, in the harsh automotive environment.

Туре	Package	Marking
BTS50010-1TAC	PG-TO-263-7-8	S50010C



Overview

Table 1 Product Summary

Parameter	Symbol	Values
Operating voltage range	$V_{S(OP)}$	8 V 18 V
Extended supply voltage contain dynamic undervoltage capability	V _{S (DYN)}	3.2 V 28 V
Maximum on-state resistance at $T_{\rm j}$ = 150 °C	$R_{\mathrm{DS}(\mathrm{ON})}$	2 mΩ
Minimum nominal load current	I _{L (nom)}	40 A
Typical current sense ratio	$\mathrm{d}k_{ILIS}$	51500
Minimum short circuit current threshold	$I_{L \text{ (OVL)}}$	150 A
Maximum stand-by current for the whole device with load at $T_{\rm A}{=}T_{\rm J}{=}$ 85°C	$I_{\text{S (OFF)}}$	18 μΑ
Maximum reverse battery voltage at $T_{\rm A}$ = 25°C for 2 min	-V _{S(REV)}	16 V

Embedded Diagnostic Functions

- · Proportional load current sense
- Short circuit / Overtemperature detection
- Latched status signal after short circuit or overtemperature detection

Embedded Protection Functions

- Infineon® Reversave: Reverse battery protection by self turn ON of power MOSFET
- Infineon® Inversave: Inverse operation robustness capability
- Secure load turn-OFF while device loss of GND connection
- Overtemperature protection with latch
- Short circuit protection with latch
- Overvoltage protection with external components
- Enhanced short circuit operation
- Infineon® SMART CLAMPING



Block Diagram

2 Block Diagram




Figure 1 Block Diagram for the BTS50010-1TAC



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	GND	GrouND; Ground connection
2	IN	INput; Input signal for channel activation. HIGH active
3	IS	Sense; Provides signal for diagnosis
4, Cooling tab	VS	Supply Voltage; Battery voltage
5, 6, 7	OUT	OUTput ; Protected high side power output ¹⁾

¹⁾ All output pins are internally connected and they also have to be connected together on the PCB. Not shorting all outputs on PCB will considerably increase the ON-state resistance and decrease the current sense / overcurrent tripping accuracy. PCB traces have to be designed to withstand the maximum current.



Pin Configuration

3.3 Voltage and Current Definition

Figure 3 shows all terms used in this datasheet, with associated convention for positive values.




Figure 3 Voltage and Current Definition



4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings 1)

 T_i = -40°C to +150°C; (unless otherwise specified)

Parameter	Symbol		Valu	es	Unit	Note /	Number	
		Min.	Тур. Мах.			Test Condition		
Supply Voltages			"					
Supply Voltage	V_{S}	-0.3	_	28	V	_	4.1.1	
Reverse polarity voltage	-V _{S(REV)}	0	-	16	V	$T_A = 25$ °C $T_A \ge 0.5\Omega$	4.1.2	
Supply voltage for load dump protection	$V_{S(LD)}$	-	_	45	V	$R_{\rm l} = 2\Omega$ $R_{\rm L} = 2.2\Omega$ $R_{\rm lS} = 1 k\Omega$ $R_{\rm IN} = 4.7 k\Omega$	4.1.5	
Short circuit capability				1			1	
Supply voltage for short circuit protection	V _{S(SC)}	5	-	20	V	$^{4)}R_{\text{ECU}} = 20\text{m}\Omega$ $L_{\text{ECU}} = 1\mu\text{H}$ $R_{\text{cable}} = 6\text{m}\Omega/\text{m}$ $L_{\text{cable}} = 1\mu\text{H/m}$ $I = 0 \text{ to } 5\text{m}$ $R, C \text{ as shown in}$ Figure 51 See Chapter 5.3	4.1.3	
Short circuit is permanent: IN pin toggles short circuit (SC type 1)	n _{RSC1}	_	_	100k (Grade D)	_	5)	4.1.4	
GND pin				1			1	
Current through ground pin	I_{GND}	-15 _ ⁶⁾	_	10 ⁷⁾ 15	mA		4.1.6	
Input Pin			"					
Voltage at IN pin	V_{IN}	-0.3	_	V_{S}	V	_	4.1.7	
Current through IN pin	I_{IN}	-5 -5		5 50 ⁶⁾	mA		4.1.8	
Maximum retry cycle rate in fault condition	f_{fault}	_	-	1	Hz	_	4.1.9	
Sense Pin	+	-	+	+		-		
Voltage at IS pin	V_{IS}	-0.3	_	V_{S}	V	_	4.1.10	
Current through IS pin	I_{IS}	-15 _ ⁶⁾	-	10 ⁷⁾ 15	mA		4.1.11	



Table 2 Absolute Maximum Ratings (cont'd)¹⁾

 T_i = -40°C to +150°C; (unless otherwise specified)

Parameter	Symbol		Valu	es	Unit	Note /	Number	
		Min. Typ. Max.		Max.		Test Condition		
Power Stage								
Maximum energy dissipation by switching off inductive load Single pulse over lifetime	E_{AS}	_	_	470	mJ	$V_{\rm S}$ = 13.5V $I_{\rm L}$ = $I_{\rm L(NOM)}$ = 40A $T_{\rm J(0)} \le$ 150°C See Figure 5	4.1.12	
Maximum energy dissipation Repetitive pulse	E_{AR}	_	_	200	mJ	$^{8)}V_{\rm S}$ = 13.5V $I_{\rm L}$ = $I_{\rm L(NOM)}$ = 40A $T_{\rm J(0)} \le$ 105°C See Figure 5	4.1.13	
Maximum energy dissipation Repetitive pulse	$E_{AR(OVL)}$	-	_	200	mJ	$^{8)}V_{\rm S}$ = 13.5V $I_{\rm L}$ = 80A $T_{\rm J(0)} \le$ 105°C See Figure 5	4.1.14	
Average power dissipation	P_{TOT}	_	_	200	W	<i>T</i> _C = -40°C to 150°C	4.1.15	
Voltage at OUT Pin	V _{OUT}	-64	_	_	V	_	4.1.21	
Temperatures				<u> </u>		-	1	
Junction Temperature	T_{J}	-40	_	150	°C	_	4.1.16	
Dynamic temperature increase while switching	ΔT_{J}	_	_	60	K	See Chapter 5.3	4.1.17	
Storage Temperature	T_{STG}	-55	_	150	°C	_	4.1.18	
ESD Susceptibility		1	1			-		
ESD susceptibility (all pins)	V_{ESD}	-2	_	2	kV	HBM ⁹⁾	4.1.19	
ESD susceptibility OUT Pin vs. GND / $V_{\rm S}$	V_{ESD}	-4	-	4	kV	HBM ⁹⁾	4.1.20	

- 1) Not subject to production test, specified by design.
- 2) The device is mounted on a FR4 2s2p board according to Jedec JESD51-2,-5,-7 at natural convection.
- 3) $V_{\rm S(LD)}$ is setup without DUT connected to the generator per ISO 7637-1.
- 4) In accordance to AEC Q100-012
- 5) In accordance to AEC Q100-012. Test aborted after 100,000 cycles. Short circuit conditions deviating from AEC Q100-012 may influence the specified short circuit cycle number in the datasheet.
- 6) The total reverse current (sum of I_{GND} , I_{IS} and I_{IN}) is limited by $I_{S(REV)_{max}}$ and I_{NS} .
- 7) $T_{\rm C} \le 125^{\circ}{\rm C}$
- 8) Equivalent to short circuit test AEC Q100-012: Grade A (for cycles > 1 Mio., parameter deviations are possible; Test aborted after 10 Mio. Cycles without fails)
- 9) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.






Figure 4 Maximum Single Pulse Current vs. Pulse Time, $T_J \le 150$ °C, $T_{amb} = 85$ °C

Above diagram shows the maximum single pulse current that can be driven for a given pulse time $t_{\rm pulse}$. The maximum reachable current may be smaller depending on the current limitation level. Pulse time may be limited due to thermal protection of the device.




Figure 5 Maximum Energy Dissipation for Inductive Switch OFF, E_A vs Load Current






Figure 6 Maximum Energy Dissipation Repetitive Pulse for Inductive Switch OFF vs Junction Temperature starting Point for Load Currents from 20A to 80A



4.2 Functional Range

Table 3 Functional Range

Parameter	Symbol		Values	}	Unit	Note /	Number	
		Min.	Тур.	Max.		Test Condition		
Nominal operating voltage	$V_{\mathrm{S(OP)}}$	8	_	18	V	_	4.2.1	
Extended operating voltage	V _{S(OP_EXT)}	5.3	-	28	V	$I_{\rm IN} \geq 2.2 { m V}$ $I_{\rm L} \leq I_{\rm L(NOM)}$ $I_{\rm J} \leq 25 { m ^{\circ}C}$ Parameter deviations possible	4.2.2	
		5.5	-	28	V	$I_{\rm IN} \geq 2.2 {\rm V}$ $I_{\rm L} \leq I_{\rm L(NOM)}$ $I_{\rm J} = 150 {\rm ^{\circ}C}$ Parameter deviations possible		
Extended operating voltage contain short dynamic undervoltage capability	$V_{S(DYN)}$	3.2 ²⁾	-	28	V	¹⁾ acc. to ISO7637	4.2.3	
Undervoltage turn OFF voltage	$V_{ m S(UV_OFF)}$	_	-	4.5	V	$^{1)}V_{\rm IN} \ge 2.2 \rm V$ $R_{\rm L} = 270 \Omega$ $V_{\rm S}$ decreasing See Figure 19	4.2.4	
Undervoltage shutdown hysteresis	$V_{\rm S(UV)_HYS}$	_	500 ¹⁾	_	mV	$R_{\rm L}$ = 270 Ω See Figure 19	4.2.6	
Slewrate at OUT	dV _{DS} /dt	-	-	10 ¹⁾	V/μs	$ V_{\rm DS} $ < 3V See Chapter 5.1.4	4.2.7	

¹⁾ Not subject to production test. Specified by design

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

²⁾ $T_A = 25^{\circ}\text{C}$; $R_L = 0.5\Omega$; pulse duration 6ms; cranking capability is depending on load and must be verified under application conditions



4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 4 Thermal Resistance

Parameter	Symbol	mbol Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Junction to Case	R_{thJC}	_	_	0.5	K/W	1)	4.3.1
Junction to Ambient	$R_{thJA(2s2p)}$	_	19	_	K/W	1)2)	4.3.2
Junction to Ambient	R_{thJA}	_	70	_	K/W	1)3)	4.3.3

¹⁾ Not subject to production test, specified by design.

Figure 7 is showing the typical thermal impedance of BTS50010-1TAC mounted according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 1s0p and 2s2p boards.




Figure 7 Typical Transient Thermal Impedance Z_{th(JA)}=f(time) for Different PCB Conditions

²⁾Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 ×1.5 mm board with 2 inner copper layers (2 x 70 μ m Cu, 2 x 35 μ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer. T_A =25°C. Device is dissipating 2W power.

³⁾ Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 1 inner copper layers 1× 70 μ m Cu. T_A =25°C. Device is dissipating 2W power.



5 Functional Description

5.1 Power Stage

The power stage is built by a N-channel power MOSFET (DMOS) with charge pump.

5.1.1 Output ON-State Resistance

The ON-state resistance $R_{\rm DS(ON)}$ depends on the supply voltage as well as the junction temperature $T_{\rm J}$. Figure 31 shows the dependencies in terms of temperature and supply voltage, for the typical ON-state resistance. The behavior in reverse polarity is described in **Chapter 5.3.5**.

A HIGH signal (see **Chapter 5.2**) at the input pin causes the power DMOS to switch ON with a dedicated slope, which is optimized in terms of EMC emission.

5.1.2 Switching a Resistive Load

Figure 8 shows the typical timing when switching a resistive load. The power stage has a defined switching behavior. Defined slew rates results in lowest EMC emission at minimum switching losses.




Figure 8 Switching a Resistive Load Timing

5.1.3 Switching an Inductive Load

5.1.3.1 Output Clamping

When switching OFF inductive loads with high side switches, the voltage $V_{\rm OUT}$ drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device due to high voltages, there is a Infineon® SMART CLAMPING mechanism implemented that keeps negative output voltage to a certain level ($V_{\rm S}$ - $V_{\rm DS(CL)}$). Please refer to **Figure 9** and **Figure 10** for details. Nevertheless, the maximum allowed load inductance remains limited.






Figure 9 Output Clamp




Figure 10 Switching an Inductance

The BTS50010-1TAC provides Infineon® SMART CLAMPING functionality. To increase the energy capability for single operation, the clamp voltage $V_{\rm DS(CL)}$ increases over the junction temperature $T_{\rm J}$ and load current $I_{\rm L}$. Refer to **Figure 39**.

5.1.3.2 Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the BTS50010-1TAC. This energy can be calculated with following equation:

$$E = V_{DS(CL)} \times \frac{L}{R_L} \times \left[\frac{V_S - V_{DS(CL)}}{R_L} \times ln \left(1 - \frac{R_L \times I_L}{V_S - V_{DS(CL)}} \right) + I_L \right]$$
(1)



Following equation simplifies under the assumption of $R_1 = 0\Omega$.

$$E = \frac{1}{2} \times L \times I_L^2 \times \left(1 - \frac{V_S}{V_S - V_{DS(CL)}}\right)$$
 (2)

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 5** for the maximum allowed energy dissipation as function of the load current.

5.1.4 Inverse Current Capability

In case of inverse current, meaning a voltage $V_{\rm OUT(INV)}$ at the output higher than the supply voltage $V_{\rm S}$, a current $I_{\rm L(INV)}$ will flow from output to $V_{\rm S}$ pin via the body diode of the power transistor (please refer to **Figure 11**). In case the IN pin is HIGH, the power DMOS is already activated and keeps ON. In case, the input goes from "L" to "H", the DMOS will be activated. Under inverse condition, the device is not overtemperature / overload protected. The IS pin is high impedance. Due to the limited speed of INV comparator, the output voltage slope needs to be limited.




Figure 11 Inverse Current Circuitry




Figure 12 Inverse Behavior - Timing Diagram



5.1.5 PWM Switching

For PWM switching application, a $t_{\text{IN(RESETDELAY)}}$ parameter should be respected by defining the maximum PWM frequency (see **Figure 22**). The average power over time must be below the specified value (see paramater 4.1.15) and is defined as (see **Figure 13**):

 P_{TOT} = (switching_ON_energy + switching_OFF_energy + $I_{\text{L}}^2 * R_{\text{DS(ON)}} * t_{\text{DC}}$) / period

For system with PWM switching, the maximum retry cycle (f_{fault}) under fault condition should not be exceeded.




Figure 13 Switching in PWM

5.2 Input Pins

5.2.1 Input Circuitry

The input circuitry is compatible with 3.3V and 5V microcontrollers or can be directly driven by $V_{\rm S}$. The concept of the input pin is to react to voltage threshold. With the Schmitt trigger, the output is either ON or OFF. **Figure 14** shows the electrical equivalent input circuitry.




Figure 14 Input Pin Circuitry

5.2.2 Input Pin Voltage

The IN uses a comparator with hysteresis. The switching ON / OFF takes place in a defined region, set by the threshold $V_{\rm IN(L)}$ Max and $V_{\rm IN(H)}$ Min. The exact value where ON and OFF take place depends on the process, as well as the temperature. To avoid cross talk and parasitic turn ON and OFF, an hysteresis is implemented. This ensures immunity to noise.



5.3 Protection Functions

The device provides embedded protective functions. Integrated protection functions are designed to prevent the destruction of the IC from fault conditions described in the datasheet. Fault conditions are considered as "outside" normal operating range. Protection functions are designed neither for continuous nor for repetitive operation.

Figure 15 describes the typical functionality of the diagnosis and protection block.




Figure 15 Diagram of Diagnosis & Protection Block

5.3.1 Loss of Ground Protection

In case of loss of module or device ground, where the load remains connected to ground, the device protects itself by automatically turning OFF (when it was previously ON) or remains OFF, regardless of the voltage applied on IN pin. It is recommended to use input resistors between the microcontroller and the BTS50010-1TAC to ensure switching OFF of channel. In case of loss of module or device ground, a current ($I_{OUT(GND)}$) can flow out of the DMOS. **Figure 16** sketches the situation.




Figure 16 Loss of Ground Protection with External Components



5.3.2 Protection during Loss of Load or Loss of V_s Condition

In case of loss of load with charged primary inductances the maximum supply voltage has to be limited. It is recommended to use a Z-diode, a varistor or $V_{\rm S}$ clamping power switches with connected loads in parallel. The voltage must be limited according to the minimum value of the parameter 6.1.33 indicated in **Table 6**.

In case of loss of $V_{\rm S}$ connection with charged inductive loads, a current path with sufficient load current capability has to be provided, to demagnetize the charged inductances. It is recommended to protect the device using a zener diode together with a diode ($V_{\rm Z1}$ + $V_{\rm D1}$ < 16V), as shown in **Figure 17**.

For a proper restart of the device after loss of V_S , the input voltage must be applied delayed to the supply voltage. This can be realized by an capacitor between IN and GND (see Figure 51).

For higher clamp voltages, currents through all pins have to be limited according to the maximum ratings. Please see **Figure 17** and **Figure 18** for details.




Figure 17 Loss of V_s




Figure 18 Loss of Load



5.3.3 Undervoltage Behavior

If the supply voltage is in the area below $V_{S(UV_OFF)}$, the device is OFF (turns OFF). As soon as the supply voltage is above $V_{S(OP_EXT)_min}$, the device will switch ON again. **Figure 19** sketches the undervoltage behavior.




Figure 19 Undervoltage Behavior

5.3.4 Overvoltage Protection

In the case $V_{S(SC)_{max}} < V_S < V_{DS(CL)}$, the ouput transistor is still operational and follows the input. Parameters are no longer warranted and lifetime is reduced compared to normal mode. This specially impacts the short circuit robustness, as well as the maximum energy E_{AS} & E_{AR} the device can handle.

The BTS50010-1TAC provides Infineon® SMART CLAMPING functionality, which suppresses non nominal over voltages by actively clamping the overvoltage across the power stage and the load. This is achieved by controlling the clamp voltage $V_{\rm DS(CL)}$ depending on the junction temperature $T_{\rm J}$ and the load current $I_{\rm L}$ (see **Figure 20** for details).




Figure 20 Overvoltage Protection with External Components



5.3.5 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diode of the power DMOS causes power dissipation. To limit the risk of overtemperature, the device provides Infineon[®] Reversave function. The power in this intrinsic body diode is limited by turning the DMOS ON. The DMOS resistance is then equal to $R_{DS(ON)\ REV}$.

Additionally, the current into the logic has to be limited. The device includes a $R_{\rm VS}$ resistor which limits the current in the diodes. To avoid overcurrent in the $R_{\rm VS}$ resistor, it is nevertheless recommended to use a $R_{\rm IN}$ resistor. Please refer to maximum current described in **Chapter 4.1. Figure 21** shows a typical application. $R_{\rm SENSE}$ is used to limit the current in the sense transistor which behaves as a diode.

The recommended typical values for $R_{\rm IN}$ is $4.7 {\rm k}\Omega$ and for $R_{\rm SENSE}$ $1 {\rm k}\Omega$.




Figure 21 Reverse Polarity Protection with External Components

5.3.6 Overload Protection

In case of overload, high inrush current or short circuit to ground, the BTS50010-1TAC offers several protection mechanisms. Any protective switch OFF latches the output. To restart the device, it is necessary to set IN=LOW for $t > t_{\text{IN(RESETDELAY)}}$. This behavior is known as latch behavior. **Figure 22** gives a sketch of the situation.

5.3.6.1 Activation of the Switch into Short Circuit (Short circuit Type 1)

When the switch is activated into short circuit, the current will raise until reaching the $I_{L(TRIP)}$ value. After $t_{OFF(TRIP)}$, the device will turn OFF and latches until the IN pin is set to low for $t > t_{IN(RESETDELAY)}$. An undervoltage shutdown will not reset the latched fault overcurrent. For overload (short circuit or overtemperature), the maximum retry cycle (f_{fault}) under fault condition must be considered.

5.3.6.2 Short Circuit Appearance when the Device is already ON (Short circuit Type 2)

When the device is in ON state and a short circuit to ground appears at the output (SC2) with a overcurrent higher than $I_{L(TRIP)}$ for a time longer than $t_{OFF(TRIP)}$, the device automatically turns OFF and latches until the IN pin is set to low for $t > t_{IN(RESETDELAY)}$. An undervoltage shutdown will not reset the latched fault overcurrent.



5.3.7 Temperature Limitation in the Power DMOS

The BTS50010-1TAC incorporates an abolute $(T_{\text{J(TRIP)}})$ temperature sensor. Activation of the sensor will cause an overheated channel to switch OFF to prevent destruction. The device restarts when the IN pin is toggled and the temperature has decreased below $T_{\text{J(TRIP)}}$ - $\Delta T_{\text{J(TRIP)}}$. An undervoltage shutdown will not reset the fault over temperature.




Figure 22 Overload Protection

The current sense exact signal timing can be found in the **Chapter 5.4**. It is represented here only for device's behavior understanding.



5.4 Diagnostic Functions

For diagnosis purposes, the BTS50010-1TAC provides a combination of digital and analog signal at pin IS.

5.4.1 IS Pin

The BTS50010-1TAC provides an enhanced current sense signal called $I_{\rm IS}$ at pin IS. As long as no "hard" failure mode occurs (short curcuit to GND / overcurrent / overtemperature) and the condition $V_{\rm IS} \leq V_{\rm OUT}$ - 5V is fulfilled, a proportional signal to the load current (ratio $k_{\rm ILIS} = I_{\rm L} / I_{\rm S}$) is provided. The complete IS pin and diagnostic mechanism is described in **Figure 23**. The accuracy of the sense current depends on temperature and load current. In case of failure, a fixed $I_{\rm IS(FAULT)}$ is provided. In order to enable the fault current reporting, the condition $V_{\rm S} - V_{\rm OUT} > 2V$ must be fulfilled. In order to get the fault current in the specified range, the condition $V_{\rm S} - V_{\rm IS} \geq 5V$ must be fulfilled.




Figure 23 Diagnostic Block Diagram

5.4.2 SENSE Signal in Different Operation Mode

Table 5 Sense Signal, Function of Operation Mode¹⁾

Input Level	Output Level V _{OUT}	Diagnostic Output (IS) ²⁾
LOW (OFF)	~ GND	I _{IS(OFF)}
	GND	Z
	Z	Z
	V_{S}	Z
	Z	Z
	> V _S	Z
HIGH (ON)	~ V _S	$I_{\rm IS} = (I_{\rm L} / dk_{\rm ILIS}) \pm I_{\rm ISO}$
	< V _S	$I_{\rm IS} = (I_{\rm L} / dk_{\rm ILIS}) \pm I_{\rm ISO}I_{\rm IS(FAULT)}$
	~ GND	I _{IS(FAULT)}
	Z	I _{IS(FAULT)}
	V_{S}	$I_{\rm IS} = 0 \dots (I_{\rm L} / dk_{\rm ILIS}) \pm I_{\rm ISO}$
	~ V _S	I _{ISO}
	> V _S	Z
	LOW (OFF)	LOW (OFF) \sim GND GND Z $V_{\rm S}$ Z \sim $V_{\rm S}$ HIGH (ON) \sim $V_{\rm S}$ \sim GND Z \sim $V_{\rm S}$ \sim

¹⁾ Z = High Impedance

²⁾ See Chapter 5.4.3 for Current Sense Range and Improved Current Sense Accuracy



5.4.3 SENSE Signal in the Nominal Current Range

Figure 24 and Figure 25 show the current sense as function of the load current in the power DMOS. Usually, a pull-down resistor $R_{\rm IS}$ is connected to the current sense pin IS. A typical value is 1kΩ. The dotted curve represents the typical sense current, assuming a typical $dk_{\rm ILIS}$ factor value. The range between the two solid curves shows the sense accuracy the device is able to provide, at a defined current.

$$I_{IS} = \frac{I_L}{dk_{ILIS}} \pm I_{IS0} \qquad \text{with}(I_{IS} \ge 0)$$
(3)

Where the definition of dk_{ILIS} is:

$$dk_{ILIS} = \frac{I_{L4} - I_{L1}}{I_{IS4} - I_{IS1}}$$
(4)




Figure 24 Current Sense for Nominal and Overload Condition

5.4.3.1 SENSE Signal Variation and Calibration

In some application, an enhanced accuracy is required around the device nominal current range $I_{\text{L(NOM)}}$. To achieve this accuracy requirement, a calibration on the application is possible. After two points calibration, the BTS50010-1TAC will have a limited I_{IS} value spread at different load currents and temperature conditions. The I_{IS}



variation can be described with the parameters $\Delta(dk_{\text{ILIS(cal)}})$ and the α_{IS0} . The blue solid line in **Figure 25** is the current sense ratio after the two point calibration. The slope of this line is defined as follow:

$$\frac{1}{dk_{KILIS(cal)}} = \frac{I_{S(cal)2} - I_{S(cal)1}}{I_{L(cal)2} - I_{L(cal)1}}$$
(5)

The bluish in area in **Figure 25** is the range where the current sense ratio can vary after performing the calibration. The accuracy of the load current sensing is improved and, given a sense current value I_{IS} (measured in the application), the load current can be calculated as follow:

$$I_{L} = dk_{ILIS(cal)} \cdot \left(1 + \frac{\Delta(dk_{ILIS(cal)})}{100}\right) \cdot \left(I_{IS} - \frac{I_{ISO(cal)}}{1 + \alpha_{ISO}(T_{x} - T_{cal})}\right)$$
(6)

where $dk_{ILIS(cal)}$ is the current sense ratio measured after two-points calibration (defined in **Equation (5)**), $I_{ISO(cal)}$ is the current sense offset (calculated after two points calibration, see **Equation (7)**), T_x is the operating temperature, and T_{cal} is temperature at which the calibration is performed (25°C). The **Equation (6)** actually provides two values for load current, considering that $\Delta(dk_{ILIS(cal)})$ can be both positive and negative (see parameter 6.1.47 in **Table 6**).

$$I_{ISO(cal)} = I_{S(cal)1} - \frac{I_{L(cal)1}}{dk_{ILIS(cal)}} = I_{S(cal)2} - \frac{I_{L(cal)2}}{dk_{ILIS(cal)}}$$
(7)




Figure 25 Improved Current Sense Accuracy after 2-Points Calibration



5.4.3.2 SENSE Signal Timing

Figure 26 shows the timing during settling and disabling of the sense.




Figure 26 Fault Acknowledgement

5.4.3.3 SENSE Signal in Case of Short Circuit to V_s

In case of a short circuit between OUT and VS pin, a major part of the load current will flow through the short circuit. As a result, a lower current compared to the nominal operation will flow through the DMOS of the BTS50010-1TAC, which can be recognized at the current sense signal.

5.4.3.4 SENSE Signal in Case of Over Load

An over load condition is defined by a current flowing out of the DMOS reaching the current over load $I_{\rm CL}$ or the junction temperature reaches the thermal shutdown temperature $T_{\rm J(TRIP)}$. Please refer to **Chapter 5.3.6** for details. In that case, the SENSE signal will be in the range of $I_{\rm IS(FAULT)}$ when the IN pin stays HIGH.

This is a device with latch function. The state of the device will remain and the sense signal will remain on $I_{\rm IS(FAULT)}$ until a reset signal comes from the IN pin. For example, when a thermal shutdown happened, even the over temperature condition was disappeared, the DMOS can only be reactivated when a reset signal is send to the IN pin.



6 Electrical characteristics BTS50010-1TAC

6.1 Electrical Characteristics Table

Table 6 Electrical Characteristics: BTS50010-1TAC

 $V_{\rm S}$ = 8 V to 18 V, $T_{\rm i}$ = -40°C to +150°C (unless otherwise specified)

For a given temperature or voltage range, typical values are specified at $V_{\rm S}$ = 13.5V, $T_{\rm J}$ = 25°C

Parameter	Symbol		Value	S	Unit	Note /	Number
		Min. Typ. Max.			Test Condition		
Operating and Standby Cur	rents	•	•	•			
Operating current (channel active)	I_{GND}	_	1.2	3	mA	$V_{IN} \ge 2.2V$	6.1.1
Standby current for whole device with load at ambient	$I_{S(OFF)}$	_	7	18	μΑ	$V_{\rm S} = 18 \rm V$ $V_{\rm OUT} = 0 \rm V$ $V_{\rm IN} \le 0.8 \rm V$ $V_{\rm J} \le 85 \rm ^{\circ} \rm C$ See Figure 27 See Figure 28	6.1.2
Maximum standby current for whole device with load at max junction	$I_{S(OFF)}$	_	30	1000	μΑ	$V_{\rm S}$ = 18V $V_{\rm OUT}$ = 0V $V_{\rm IN} \le 0.8$ V $T_{\rm J} \le 150$ °C See Figure 27 See Figure 28	6.1.3
Power Stage	•			*	*		*
ON state resistance in forward condition	$R_{\mathrm{DS(ON)}}$	_	1.4	2.0	mΩ	$I_{\rm L}$ = 150A $V_{\rm IN} \ge 2.2 {\rm V}$ $T_{\rm J}$ = 150°C See Figure 31	6.1.4
ON state resistance in forward condition, Low battery voltage	$R_{\mathrm{DS}(\mathrm{ON})}$	-	3.5	7.0	mΩ	$I_{\rm L}$ = 20A $V_{\rm IN}$ \geq 2.2V $V_{\rm S}$ = 5.5V $T_{\rm J}$ = 150°C See Figure 31	6.1.5
ON state resistance in forward condition	$R_{\rm DS(ON)}$	_	1.0	-	mΩ	$^{1)}I_{L}$ = 150A $V_{IN} \ge 2.2V$ T_{J} = 25°C See Figure 31	6.1.6
ON state resistance in inverse condition	$R_{\mathrm{DS(ON)_INV}}$	_	1.4	2.1	mΩ	$I_{\rm L}$ = -150A $V_{\rm IN} \ge 2.2 {\rm V}$ $T_{\rm J}$ = 150°C See Figure 11	6.1.7
ON state resistance in inverse condition	$R_{\mathrm{DS(ON)_INV}}$	_	1.0	_	mΩ	$^{1)}I_{\rm L}$ = -150A $V_{\rm IN} \geq 2.2$ V $T_{\rm J}$ = 25°C See Figure 11	6.1.8



Table 6 Electrical Characteristics: BTS50010-1TAC (cont'd)

 $V_{\rm S}$ = 8 V to 18 V, $T_{\rm j}$ = -40°C to +150°C (unless otherwise specified) For a given temperature or voltage range, typical values are specified at $V_{\rm S}$ = 13.5V, $T_{\rm J}$ = 25°C

Parameter	Symbol		Value	S	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Nominal load current	$I_{L(NOM)}$	40	48	_	Α	$T_{\rm A}$ = 85°C ²⁾ $T_{\rm J} \le 150$ °C	6.1.9
Drain to source smart clamp voltage $V_{DS(CL)} = V_S - V_{OUT}$	V _{DS(CL)}	28	-	56	V	I_{DS} = 50mA T_{J} = 25°C See Figure 39	6.1.11
Drain to source smart clamp voltage $V_{\rm DS(CL)}$ = $V_{\rm S}$ - $V_{\rm OUT}$	V _{DS(CL)}	30	-	60	V	I_{DS} = 50mA T_{J} = 150°C See Figure 39	6.1.12
Output leakage current at ambient	I _{L(OFF)}	_	3	15	μА	$V_{\text{IN}} \le 0.8 \text{V}$ $V_{\text{OUT}} = 0 \text{V}$ $V_{\text{J}} \le 85 ^{\circ} \text{C}$	6.1.13
Output leakage current at max junction temperature	I _{L(OFF)}	_	30	1000	μА	$V_{\rm IN} \le 0.8 \text{V}$ $V_{\rm OUT} = 0 \text{V}$ $T_{\rm J} = 150 ^{\circ} \text{C}$	6.1.14
Turn ON Slew rate $V_{\rm OUT}$ = 25% to 50% $V_{\rm S}$	dV/dt _{ON}	0.05	0.23	0.5	V/μs	$R_{\rm L} = 0.5\Omega$ $V_{\rm S} = 13.5 {\rm V}$	6.1.15
Turn OFF Slew rate $V_{\rm OUT}$ = 50% to 25% $V_{\rm S}$	-dV/dt _{OFF}	0.04	0.25	0.55	V/μs	See Figure 8 See Figure 33	6.1.16
Turn ON time to V_{OUT} = 90% V_{S}	t _{ON}	_	220	700	μS	See Figure 35 See Figure 36	6.1.17
Turn OFF time to V_{OUT} = 10% V_{S}	t _{OFF}	_	300	730	μS	See Figure 36	6.1.18
Turn ON time to V_{OUT} = 10% V_{S}	t _{ON_delay}	_	80	150	μS		6.1.19
Turn OFF time to V_{OUT} = 90% V_{S}	t _{OFF_delay}	_	230	520	μS		6.1.20
Switch ON energy	E _{ON}	_	7	-	mJ	$^{1)}R_{\rm L} = 0.5\Omega$ $V_{\rm S} = 13.5{\rm V}$ See Figure 37	6.1.21
Switch OFF energy	E _{OFF}	_	5	-	mJ	$^{1)}R_{\rm L} = 0.5\Omega$ $V_{\rm S} = 13.5{\rm V}$ See Figure 38	6.1.22



Table 6 Electrical Characteristics: BTS50010-1TAC (cont'd)

 $V_{\rm S}$ = 8 V to 18 V, $T_{\rm j}$ = -40°C to +150°C (unless otherwise specified) For a given temperature or voltage range, typical values are specified at $V_{\rm S}$ = 13.5V, $T_{\rm J}$ = 25°C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Input Pin							
LOW level input voltage	$V_{IN(L)}$	_	_	8.0	V	See Figure 41	6.1.23
HIGH level input voltage	$V_{IN(H)}$	2.2	_	_	V	See Figure 42	6.1.24
Input voltage hysteresis	$V_{IN(HYS)}$	_	200	_	mV	1)	6.1.25
_OW level input current	I _{IN(L)}	8	_	_	μΑ	$V_{\rm IN} = 0.8 \rm V$	6.1.26
HIGH level input current	I _{IN(H)}	_	_	80	μΑ	$V_{IN} \geq 2.2V$	6.1.27
Protection: Loss of ground			<u> </u>				II.
Output leakage current while module GND disconnected	I _{OUT(GND_M)}	0	30	1000	μА	$V_{\rm S} = 18$ V $V_{\rm OUT} = 0$ V IS & IN pins open GND pin open $V_{\rm J} = 150$ °C See Figure 16	6.1.28
Output leakage current while device GND disconnected	I _{OUT(GND)}	0	30	1000	μΑ	$V_{\rm S}$ = 18V GND pin open $V_{\rm IN} \ge 2.2{\rm V}$ 1k Ω pull down from IS to GND 4.7k Ω to IN pin $T_{\rm J}$ = 150°C See Figure 16 See Figure 43	6.1.29
Protection: Reverse polarity	,	The state of the s					II.
ON state resistance in Infineon [®] Reversave	$R_{\mathrm{DS(ON)_REV}}$	_	_	2.2	mΩ	$V_{\rm S}$ = 0V $V_{\rm GND}$ = $V_{\rm IN}$ =16V $I_{\rm L}$ = -20A $T_{\rm J}$ = 150°C See Figure 21	6.1.30
ON state resistance in Infineon [®] Reversave	$R_{\mathrm{DS(ON)_REV}}$	-	1.0	-	mΩ	$^{1)}V_{\rm S}$ = 0V $V_{\rm GND}$ = $V_{\rm IN}$ =16V $I_{\rm L}$ = -20A $T_{\rm J}$ = 25°C See Figure 46	6.1.31
Integrated resistor	R _{VS}	_	60	90	Ω	T _{.I} = 25°C	6.1.32



Table 6 Electrical Characteristics: BTS50010-1TAC (cont'd)

 $V_{\rm S}$ = 8 V to 18 V, $T_{\rm j}$ = -40°C to +150°C (unless otherwise specified) For a given temperature or voltage range, typical values are specified at $V_{\rm S}$ = 13.5V, $T_{\rm J}$ = 25°C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Protection: Overvoltage		1	- 1				II.
Overvoltage protection GND pin to $V_{\rm S}$	$V_{\mathrm{S(AZ)_GND}}$	64	70	80	V	See Figure 20 See Figure 40	6.1.33
Overvoltage protection IS pin to $V_{\rm S}$	$V_{S(AZ)_IS}$	64	70	80	V	GND and IN pin open See Figure 20 See Figure 40	6.1.34
Protection: Overload							
Current trip detection level	I _{CL(0)}	150	190	_	A	$V_{\rm S}$ = 13.5V, static $T_{\rm J}$ = 150°C See Figure 22	6.1.35
Current trip maximum level	I _{CL(0)}	160	200	270	A	$V_{\rm S}$ = 13.5V, static $T_{\rm J}$ = -4025°C See Figure 22 ¹⁾ $V_{\rm S}$ = 13.5V	
	I _{CL(1)}		220	210		$dI_L/dt = 1A/\mu s$ See Figure 44	
Overload shutdown delay time	t _{OFF(TRIP)}	_	12	_	μS	1)	6.1.36
Thermal shutdown temperature	$T_{J(TRIP)}$	150	170 ¹⁾	2001)	°C	See Figure 22	6.1.37
Thermal shutdown hysteresis	$\Delta T_{\rm J(TRIP)}$	_	10	_	K	1)	6.1.38
Diagnostic Function: Sense	pin						
Sense signal current in fault condition	I _{IS(FAULT)}	4	6	8	mA	V_{IN} = 4.5V V_{S} - $V_{\text{IS}} \ge 5$ V	6.1.40
Diagnostic Function: Curre	nt sense ratio	signal ii	n the non	ninal are	a, stabl	e current load cond	dition
Current sense differential ratio	dk _{ILIS}	43700	51500	58200	_	I_{L} = 150A I_{L1} = 20A See Equation (4)	6.1.41
Current sense $I_{\rm L}$ = $I_{\rm L0}$ = 50mA	I _{ISO}	_	1	270	μΑ	$V_{\rm IN} \ge 2.2 \rm V$ $V_{\rm S}$ - $V_{\rm IS} \ge 5 \rm V$ $T_{\rm J}$ = -40°C See Figure 24	6.1.42
		_	1	205	μΑ	$V_{\rm IN} \ge 2.2 {\rm V}$ $V_{\rm S}$ - $V_{\rm IS} \ge 5 {\rm V}$ ${\rm T_J} \ge 25 {\rm ^{\circ}C}$ See Figure 24	
Current sense $I_{L} = I_{L1} = 20A$	I _{IS1}	130	390	720	μΑ	$V_{\rm IN} \ge 2.2 {\rm V}$ $V_{\rm S}$ - $V_{\rm IS} \ge 5 {\rm V}$ See Figure 24	6.1.43
Current sense $I_L = I_{L2} = 40A$	I _{IS2}	470	780	1180	μА		6.1.44



Table 6 Electrical Characteristics: BTS50010-1TAC (cont'd)

 $V_{\rm S}$ = 8 V to 18 V, $T_{\rm j}$ = -40°C to +150°C (unless otherwise specified) For a given temperature or voltage range, typical values are specified at $V_{\rm S}$ = 13.5V, $T_{\rm J}$ = 25°C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Current sense $I_{L} = I_{L3} = 80A$	I _{IS3}	1.16	1.55	2.10	mA		6.1.45
Current sense $I_{L} = I_{L4} = 150A$	I _{IS4}	2.36	2.90	3.70	mA		6.1.46
Current sense ratio spread over temperature and repetitive pulse operation after 2-points calibration	$\Delta(dk_{ILIS(cal)})$	_	±8	_	%	¹⁾ See Figure 25	6.1.47
Temperature coefficient for I _{ISO(cal)}	α_{IS0}	-	3.8	-	‰/K	¹⁾ see Equation (6) and Equation (7)	6.1.54
Diagnostic Function: Diagno	ostic timing in	normal	condition	n			
Current sense propagation time until 90% of <i>I</i> _{IS} stable after positive input slope on IN pin	t _{pIS(ON)_} 90	0	_	750	μ\$	$V_{\rm IN} \ge 2.2 {\rm V}$ $V_{\rm S} = 13.5 {\rm V}$ $R_{\rm L} = 0.5 {\Omega}$ See Figure 26	6.1.48
Current sense settling time to $I_{\rm IS}$ stable after positive input slope on IN pin	$t_{\sf siS(ON)}$	_	_	3000	μ\$	$V_{\rm IN} \ge 2.2 {\rm V}$ $V_{\rm S} = 13.5 {\rm V}$ $R_{\rm L} = 0.5 {\Omega}$ See Figure 26	6.1.49
I _{IS} leakage current when IN disabled	I _{IS(OFF)}	0	0.05	1	μΑ	$V_{\rm IN} \le 0.8 \text{V}$ $R_{\rm IS} = 1 \text{k}\Omega$	6.1.50
Current sense propagation time after load jump during ON condition	t _{sIS(ON)_} J	_	350	-	μS	$^{1)}V_{\rm IN} \ge 2.2 {\rm V}$ $dI_{\rm L}/dt = 0.4 {\rm A}/{\rm \mu s}$	6.1.51
Diagnostic Function: Diagno	ostic timing in	overloa	ad condit	ion			II.
Current sense propagation time for short circuit detection	t _{pIS(FAULT)}	0	_	100	μS	$^{1)}V_{\text{IN}} \ge 2.2\text{V}$ from $V_{\text{OUT}} = V_{\text{S}} - 3\text{V}$ to $I_{\text{IS(FAULT)_min}}$ See Figure 26	6.1.52
Delay time to reset fault signal at IS pin after turning OFF V_{IN}	t _{IN(RESETDELAY)}	250	1000	1500	μS	1)	6.1.53
Timing: Inverse Behavior							
Propagation time from $V_{\text{OUT}} > V_{\text{S}}$ to fault disable	$t_{ m p,INV,noFAULT}$	_	4	_	μS	¹⁾ See Figure 12	6.1.55
Propagation time from $V_{\text{OUT}} < V_{\text{S}}$ to fault enable	$t_{ m p,noINV,FAULT}$	-	10	-	μS	¹⁾ See Figure 12	6.1.56

- 1) Not subject to production test, specified by design
- 2) Value is calculated from the parameters typ. $R_{\text{thJA}(2s2p)}$, with 65K temperature increase, typ. and max. $R_{\text{DS}(\text{ON})}$
- 3) All pins are disconnected except $V_{\rm S}$ and ${\rm OUT}$



6.2 General Product Characteristics

Typical Performance Characteristics


Figure 27 Standby Current for Whole Device with Figure 28 Standby Current for Whole Device with Load, $I_{S(OFF)} = f(V_S, T_J)$ Standby Current for Whole Device with Load, $I_{S(OFF)} = f(T_J)$ at $V_S = 13.5$ V

110

100

90

80




70 60 50 40 30 20 -40 -20 0 20 40 60 80 100 120 140 160

T_J[°C]

Figure 29 GND Leakage Current $I_{GND(OFF)} = f(V_S, T_J)$

Figure 30 GND Leakage Current $I_{GND(OFF)} = f(T_J)$ at $V_S = 13.5V$








Figure 31 ON State Resistance $R_{DS(ON)} = f(V_S, T_J), I_L = 20A \dots 150A$




Figure 33 Turn ON Time $t_{\rm ON} = {\rm f}(V_{\rm S},\,T_{\rm J}),\,R_{\rm L} = 0.5\Omega$




Figure 32 ON State Resistance $R_{\rm DS(ON)} = {\rm f}(T_{\rm J}), V_{\rm S} = 13.5 {\rm V}, I_{\rm L} = 20 {\rm A}...150 {\rm A}$




Figure 34 Turn OFF Time $t_{\text{OFF}} = f(V_{\text{S}}, T_{\text{J}}), R_{\text{L}} = 0.5\Omega$








Figure 35 Slew Rate at Turn ON $dV/t_{ON} = f(V_S, T_J), R_L = 0.5\Omega$









Figure 37 Switch ON Energy $E_{\rm ON} = {\rm f}(V_{\rm S},\,T_{\rm J}),\,R_{\rm L} = 0.5\Omega$

Figure 38 Switch OFF Energy $E_{\rm OFF}$ = f($V_{\rm S},~T_{\rm J}$), $R_{\rm L}$ = 0.5 Ω









Figure 39 Drain to Source Clamp Voltage $V_{DS(CL)} = f(T_J), I_L = 50 \text{mA}$

Figure 40 Overvoltage Protection $V_{S(AZ)_GND} = f(T_J), V_{S(AZ)_IS} = f(T_J)$







Figure 41 LOW Level Input Voltage $V_{\text{IN(L)}} = \text{f}(V_{\text{S}}, T_{\text{J}})$

Figure 42 HIGH Level Input Voltage $V_{\text{IN(H)}} = f(V_{\text{S}}, T_{\text{J}})$









Figure 43 Output Leakage Current while Device GND Disconnected, $I_{\text{OUT(GND)}} = \text{f}(V_{\text{S}}, T_{\text{J}})$


Figure 44 Overload Detection Current $I_{CL(1)} = f(dI_L/dt, T_J), V_S = 13.5V$



400 -40°C 25°C 350 150°C 300 250 200 150 100 0 2 6 8 10 dI/dt_{sc} [A/us]

Figure 45 Resistance in Reversave $R_{\rm DS(ON)_REV} = f(V_{\rm S}, T_{\rm J}), I_{\rm L} = -150 {\rm A}$

Figure 46 Resistance in Reversave $R_{\rm DS(ON)_REV} = {\rm f}(V_{\rm S},\,T_{\rm J}),\,I_{\rm L} = -20{\rm A}$










Figure 47 Input Current
$$I_{\rm IN}$$
 = f($T_{\rm J}$)
 $V_{\rm S}$ = 13.5V; $V_{\rm IN(L)}$ = 0.8V; $V_{\rm IN(H)}$ = 5.0V









Figure 49 GND current $I_{GND} = f(V_S, T_J)$ $V_{IN} = 2.2V$





Package Outlines

7 Package Outlines




Figure 50 PG-TO-263-7-8 (RoHS-Compliant)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.



Application Information

8 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 51 Application Diagram with BTS50010-1TAC

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

Table 7 Bill of material

Reference	Value	Purpose
R_{IN}	4.7kΩ	Protection of the microcontroller during overvoltage, reverse polarity allows BTS50010-1TAC channels OFF during loss of ground
$\overline{R_{IS}}$	1kΩ	Sense resistor
R _{SENSE}	4.7kΩ	Protection of the microcontroller during overvoltage Protection of the BTS50010-1TAC during reverse polarity
$Z_{\rm a}$	Zener diode	Protection of the BTS50010-1TAC during loss of load with primary charged inductance, see Chapter 5.3.2
Z_{b}	Zener diode	Protection of the BTS50010-1TAC during loss of battery or against huge negative pulse at OUT (like ISO pulse 1), see Chapter 5.3.2
C _{SENSE}	10nF	Sense signal filtering
C _{VS}	100nF	Improved EMC behavior (in layout, pls. place close to the pins)



Application Information

Table 7 Bill of material

Reference	Value	Purpose
$\overline{C_{OUT}}$	10nF	Improved EMC behavior (in layout, pls. place close to the pins)
C _{IN}	150nF	BTS50010-1TAC tends to latched switch-off due to short negative transients on supply pin; $C_{\rm IN}$ automatically resets the device



Application Information

8.1 Further Application Information

- Please contact us for information regarding the pin FMEA
- For further information you may contact http://www.infineon.com/



Revision History

9 Revision History

Revision	Date	Changes
1.0	2014-01-28	Document release

Edition 2014-01-28

Published by Infineon Technologies AG 81726 Munich, Germany © 2014 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.