# **TABLE OF CONTENTS**

### **REVISION HISTORY**

#### 12/13—Rev. D to Rev. E

Change to Voltage Noise, 1 kHz Parameter, Table 3	6
Changes to Figure 35	14
Change to Equation 3, Input Range Limitations in Single-	
Supply Applications Section	16
Changes to Table 8	17
Changes to Figure 40	17
Change to Table 9	18
Change to 4 mA to 20 mA Single-Supply Receiver Section	22

### 11/07—Rev. C to Rev. D

1
13
15
16
17

Reference Terminal	16
Input Range Limitations in Single-Supply Applications	16
Output Buffering	17
Input and Output Offset Errors	17
Make vs. Buy: A Typical Application Error Budget	18
Errors Due to AC CMRR	19
Ground Returns for Input Bias Currents	19
Layout and Grounding	20
Input Protection	21
RF Interference	21
Applications Circuits	22
Classic Bridge Circuit	22
4 mA to 20 mA Single-Supply Receiver	22
Thermocouple Amplifier	22
Outline Dimensions	24
Ordering Guide	24

### 11/05—Rev. B to Rev. C

Updated Format	Universal
Added Pin Configurations and Function	
Descriptions Section	8
Change to Figure 33	
Updated Outline Dimensions	
Changes to Ordering Guide	
Rev. A to Rev. B	
Changes to Figure 4 and Table I, Resulting Gain colum	nn 11
Change to Figure 9	

### SINGLE SUPPLY

Typical at 25°C single supply,  $V_{\text{S}}$  = 3 V and 5 V, and  $R_{\text{L}}$  = 20 kΩ, unless otherwise noted.

### Table 1.

			AD627	A		AD627B		
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
GAIN	$G = +5 + (200 \text{ k}\Omega/\text{R}_{G})$							
Gain Range		5		1000	5		1000	V/V
Gain Error <sup>1</sup>	$V_{OUT} = (-V_s) + 0.1$ to $(+V_s) - 0.15$							
G = +5			0.03	0.10		0.01	0.06	%
G = +10			0.15	0.35		0.10	0.25	%
G = +100			0.15	0.35		0.10	0.25	%
G = +1000			0.50	0.70		0.25	0.35	%
Nonlinearity								
G = +5			10	100		10	100	ppm
G = +100			20	100		20	100	ppm
Gain vs. Temperature <sup>1</sup>								•••
G = +5			10	20		10	20	ppm/°C
G > +5			-75			-75		ppm/°C
VOLTAGE OFFSET								
Input Offset, Vosi <sup>2</sup>			50	250		25	150	μV
Over Temperature	$V_{CM} = V_{REF} = +V_S/2$		50	445		25	215	μV μV
Average TC	VCM - VREF - 1 V5/2		0.1	3		0.1	1	μv μV/°C
Output Offset, Voso			0.1	1000		0.1	500	μV/ C
Over Temperature				1650			1150	μV μV
Average TC			2.5	1050		2.5	10	μν μV/°C
Offset Referred to the			2.5	10		2.5	10	μν/ C
Input vs. Supply (PSRR)								
G = +5		86	100		86	100		dB
G = +10		100	120		100	120		dB
G = +100 G = +100		110	125		110	125		dB
G = +100 G = +1000		110	125		110	125		dB
INPUT CURRENT		110	125		110	125		ub
Input Bias Current			3	10		3	10	nA
Over Temperature			5	15		5	15	nA
Average TC			20	15		20	15	pA/°C
Input Offset Current			0.3	1		0.3	1	nA
Over Temperature			0.5			0.5	2	
			1	2		1	Z	nA nA/%C
Average TC			1			1		pA/°C
INPUT								
Input Impedance			20112			20112		COLLE
Differential			20  2			20  2		GΩ∥pF
Common-Mode			20  2			20  2		GΩ  pF
Input Voltage Range <sup>3</sup>	$V_{\rm S} = 2.2 \text{ V to } 36 \text{ V}$	$(-V_{s}) - 0.1$		(+V <sub>s</sub> ) - 1	$(-V_s) - 0.1$		(+V <sub>s</sub> ) – 1	V
Common-Mode Rejection Ratio <sup>3</sup> DC to 60 Hz with	$V_{REF} = V_S/2$							
1 kΩ Source Imbalance								
G = +5	$V_{s} = 3 V, V_{CM} = 0 V \text{ to } 1.9 V$	77	90		83	96		dB
G = +5	$V_{\rm S} = 5 V, V_{\rm CM} = 0 V \text{ to } 1.9 V$ $V_{\rm S} = 5 V, V_{\rm CM} = 0 V \text{ to } 3.7 V$	77	90 90		83	90 96		dB
OUTPUT	v5-5 v, v(m-0 v t0 5.7 v	,,,	90		55	90		ub
	P = 30 kO	$(\lambda \lambda) + 2F$		(1) $(1)$ $70$	()() - 25		(1)() 70	m\/
Output Swing	$ \begin{array}{l} R_{L} = 20 \; k\Omega \\ R_{L} = 100 \; k\Omega \end{array} $	$(-V_s) + 25$		$(+V_s) - 70$	$(-V_s) + 25$		$(+V_s) - 70$	mV mV
Chart Circuit Comment		(-Vs) + 7	1.25	(+V <sub>s</sub> ) - 25	(-V <sub>s</sub> ) + 7	1.25	(+Vs) – 25	mV
Short-Circuit Current	Short circuit to ground		±25			±25		mA

			AD627	4		AD627B	
Parameter	Conditions	Min	Тур	Max	Min	Тур Мах	Unit
DYNAMIC RESPONSE							
Small Signal –3 dB Bandwidth							
G = +5			80			80	kHz
G = +100			3			3	kHz
G = +1000			0.4			0.4	kHz
Slew Rate			+0.05/-0.	07	+0.05/-0.	07	V/µs
Settling Time to 0.01%	V <sub>s</sub> = 3 V, 1.5 V output step						
G = +5			65			65	μs
G = +100			290			290	μs
Settling Time to 0.01%	V <sub>s</sub> = 5 V, 2.5 V output step						
G = +5			85			85	μs
G = +100			330			330	μs
Overload Recovery	50% input overload		3			3	μs

<sup>1</sup> Does not include effects of External Resistor R<sub>G</sub>.
<sup>2</sup> See Table 8 for total RTI errors.
<sup>3</sup> See the Using the AD627 section for more information on the input range, gain range, and common-mode range.

### DUAL SUPPLY

Typical at 25°C dual supply,  $V_{S}$  = ±5 V and ±15 V, and  $R_{L}$  = 20 kΩ, unless otherwise noted.

### Table 2.

		AD627A						
Parameter	Conditions	Min	Тур	Max	Min	AD627B Typ	Max	Unit
GAIN	$G = +5 + (200 \text{ k}\Omega/R_G)$							
Gain Range		5		1000	5		1000	V/V
Gain Error <sup>1</sup>	$V_{OUT} = (-V_s) + 0.1$ to $(+V_s) - 0.15$							
G = +5			0.03	0.10		0.01	0.06	%
G = +10			0.15	0.35		0.10	0.25	%
G = +100			0.15	0.35		0.10	0.25	%
G = +1000			0.50	0.70		0.25	0.35	%
Nonlinearity								
G = +5	$V_{s} = \pm 5 V/\pm 15 V$		10/25	100		10/25	100	ppm
G = +100	$V_{s} = \pm 5 V/\pm 15 V$		10/15	100		10/15	100	ppm
Gain vs. Temperature <sup>1</sup>								
G = +5			10	20		10	20	ppm/°C
G > +5			-75	20		-75		ppm/°C
VOLTAGE OFFSET	Total RTI error =							PP, C
	$V_{OSI} + V_{OSO}/G$							
Input Offset, V <sub>OSI<sup>2</sup></sub>			25	200		25	125	μV
Over Temperature	$V_{CM} = V_{RFF} = 0 V$			395			190	μV
Average TC			0.1	3		0.1	1	μV/°C
Output Offset, Voso				1000			500	μV
Over Temperature				1700			1100	μV
Average TC			2.5	10		2.5	10	μV/°C
Offset Referred to the Input vs. Supply (PSRR)								p., -
G = +5		86	100		86	100		dB
G = +10		100	120		100	120		dB
G = +100		110	125		110	125		dB
G = +1000		110	125		110	125		dB
INPUT CURRENT						120		
Input Bias Current			2	10		2	10	nA
Over Temperature			-	15		-	15	nA
Average TC			20	15		20	15	pA/°C
Input Offset Current			0.3	1		0.3	1	nA
Over Temperature			0.5	5		0.5	5	nA
Average TC			5	5		5	5	pA/°C
INPUT			5			5		proc
Input Impedance								
Differential			20  2			20  2		GΩ∥pF
Common Mode			20  2			20  2		GΩ∥pF
Input Voltage Range <sup>3</sup>	$V_{s} = \pm 1.1 \text{ V to } \pm 18 \text{ V}$	(-V <sub>s</sub> ) - 0.1	20  2	(+Vs) - 1	(-Vs) - 0.1	20  2	(+Vs) — 1	V
Common-Mode Rejection	VS - ±1.1 V tO ±10 V	$(-v_{5}) = 0.1$		(+vs) - 1	$(-v_{5}) = 0.1$		(+ vs) = 1	v
Ratio <sup>3</sup> DC to 60 Hz with 1 k $\Omega$ Source Imbalance								
G = +5  to  +1000	$V_{s} = \pm 5 V, V_{CM} = -4 V \text{ to } +3.0 V$	77	90		83	96		dB
G = +5 to +1000	$V_{s} = \pm 15 \text{ V}, V_{CM} =$ -12 V to +10.9 V	77	90		83	96		dB
OUTPUT								
Output Swing	$R_L = 20 \ k\Omega$	(-V <sub>s</sub> ) + 25		(+V <sub>s</sub> ) - 70	(-V <sub>s</sub> ) + 25		(+V <sub>s</sub> ) - 70	mV
	$R_L = 100 \text{ k}\Omega$	$(-V_s) + 23$ $(-V_s) + 7$		(+V <sub>s</sub> ) - 25	$(-V_{s}) + 2J$ $(-V_{s}) + 7$		$(+V_{\rm S}) - 25$	mV
Short-Circuit Current	Short circuit to ground	( • 5/ • 7	±25	(1.5) 23	( ') ' /	±25	(1.13) 23	mA

			AD627A			AD627B		
Parameter	Conditions	Min	Тур	Max	Min	Тур	Мах	Unit
DYNAMIC RESPONSE								
Small Signal –3 dB Bandwidth								
G = +5			80			80		kHz
G = +100			3			3		kHz
G = +1000			0.4			0.4		kHz
Slew Rate			+0.05/-0.06			+0.05/-0.06	i	V/µs
Settling Time to 0.01%	$V_s = \pm 5 V$ , +5 V output step							
G = +5			135			135		μs
G = +100			350			350		μs
Settling Time to 0.01%	$V_s = \pm 15 V$ , +15 V output step							
G = +5			330		330			μs
G = +100			560		560			μs
Overload Recovery	50% input overload		3		3			μs

 $^{\rm 1}$  Does not include effects of External Resistor R<sub>G</sub>.

<sup>2</sup> See Table 8 for total RTI errors.
<sup>3</sup> See the Using the AD627 section for more information on the input range, gain range, and common-mode range.

### **DUAL AND SINGLE SUPPLIES**

### Table 3.

			AD627A			AD627B		
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
NOISE								
Voltage Noise, 1 kHz	Total RTI Noise = $\sqrt{(e_{ni})^2 + (e_{no} / G)^2}$							
Input, Voltage Noise, e <sub>ni</sub>			38			38		nV/√Hz
Output, Voltage Noise, e <sub>no</sub>			177			177		nV/√Hz
RTI, 0.1 Hz to 10 Hz								
G = +5			1.2			1.2		μV p-p
G = +1000			0.56			0.56		μV p-p
Current Noise	f = 1 kHz		50			50		fA/√Hz
0.1 Hz to 10 Hz			1.0			1.0		рАр-р
REFERENCE INPUT								
R <sub>IN</sub>	$R_G = \infty$		125			125		kΩ
Gain to Output			1			1		
Voltage Range <sup>1</sup>								
POWER SUPPLY								
Operating Range	Dual supply	±1.1		±18	±1.1		±18	V
	Single supply	2.2		36	2.2		36	V
Quiescent Current			60	85		60	85	μA
Over Temperature			200			200		nA/°C
TEMPERATURE RANGE								
For Specified Performance		-40		+85	-40		+85	°C

<sup>1</sup> See Using the AD627 section for more information on the reference terminal, input range, gain range, and common-mode range.

# **ABSOLUTE MAXIMUM RATINGS**

### Table 4.

Parameter	Rating
Supply Voltage	±18 V
Internal Power Dissipation <sup>1</sup>	
PDIP (N-8)	1.3 W
SOIC_N (R-8)	0.8 W
–IN, +IN	$-V_{s} - 20 V \text{ to } +V_{s} + 20 V$
Common-Mode Input Voltage	$-V_{s} - 20 V \text{ to } +V_{s} + 20 V$
Differential Input Voltage (+IN – (–IN))	$+V_{S} - (-V_{S})$
Output Short-Circuit Duration	Indefinite
Storage Temperature Range (N, R)	–65°C to +125°C
Operating Temperature Range	–40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C

 $^1$  Specification is for device in free air: 8-lead PDIP package:  $\theta_{JA} = 90^\circ C/W.$ 8-lead SOIC\_N package:  $\theta_{JA} = 155^\circ C/W.$  Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. 8-Lead PDIP Pin Configuration




Figure 4. 8-Lead SOIC\_N Pin Configuration

### Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	R <sub>G</sub>	External Gain Setting Resistor. Place gain setting resistor across $R_G$ pins to set the gain.
2	–IN	Negative Input.
3	+IN	Positive Input.
4	-Vs	Negative Voltage Supply Pin.
5	REF	Reference Pin. Drive with low impedance voltage source to level shift the output voltage.
6	OUTPUT	Output Voltage.
7	+Vs	Positive Supply Voltage.
8	R <sub>G</sub>	External Gain Setting Resistor. Place gain setting resistor across $R_G$ pins to set the gain.

# **TYPICAL PERFORMANCE CHARACTERISTICS**

At 25°C,  $V_s = \pm 5$  V,  $R_L = 20$  k $\Omega$ , unless otherwise noted.




Figure 5. Voltage Noise Spectral Density vs. Frequency





Figure 6. Current Noise Spectral Density vs. Frequency






Figure 10. Output Voltage Swing vs. Output Current




Figure 11. 0.1 Hz to 10 Hz Current Noise (0.71 pA/DIV)




Figure 12. 0.1 Hz to 10 Hz RTI Voltage Noise (400 nV/DIV), G = +5







Figure 13. 0.1 Hz to 10 Hz RTI Voltage Noise (200 nV/DIV), G = +1000







# **Data Sheet**




Figure 17. Settling Time to 0.01% vs. Gain for a 5 V Step at Output,  $R_L = 20 k\Omega$ ,  $C_L = 100 pF$ ,  $V_S = \pm 5 V$ 




Figure 18. Large Signal Pulse Response and Settling Time, G = –5,  $R_L$  = 20 k $\Omega$ ,  $C_L$  = 100 pF (1.5 mV = 0.01%)




Figure 19. Large Signal Pulse Response and Settling Time, G = -10,  $R_L = 20 k\Omega$ ,  $C_L = 100 pF (1.0 mV = 0.01\%)$ 




Figure 20. Settling Time to 0.01% vs. Output Swing, G = +5,  $R_L$  = 20 k $\Omega$ ,  $C_L$  = 100 pF




Figure 21. Large Signal Pulse Response and Settling Time, G = -100,  $R_L = 20 k\Omega$ ,  $C_L = 100 pF (100 \mu V = 0.01\%)$ 




Figure 22. Large Signal Pulse Response and Settling Time, G = -1000, R<sub>L</sub> =  $20 k\Omega$ , C<sub>L</sub> =  $100 pF (10 \mu V = 0.01\%)$ 




Figure 23. CMRR vs. Frequency,  $\pm 5 V_s$  (CMV = 200 mV p-p)




Figure 24. Gain vs. Frequency ( $V_s = 5 V$ , 0 V),  $V_{REF} = 2.5 V$ 




Figure 25. Small Signal Pulse Response, G = +5,  $R_L = 20 \text{ k}\Omega$ ,  $C_L = 50 \text{ pF}$ 




Figure 26. Small Signal Pulse Response, G = +10,  $R_L = 20 k\Omega$ ,  $C_L = 50 pF$ 




Figure 27. Small Signal Pulse Response, G = +100,  $R_L = 20 k\Omega$ ,  $C_L = 50 pF$ 





Figure 28. Small Signal Pulse Response, G = +1000,  $R_L = 20 k\Omega$ ,  $C_L = 50 pF$ 

# **Data Sheet**



### **THEORY OF OPERATION**

The AD627 is a true instrumentation amplifier, built using two feedback loops. Its general properties are similar to those of the classic two-op-amp instrumentation amplifier configuration but internally the details are somewhat different. The AD627 uses a modified current feedback scheme, which, coupled with interstage feedforward frequency compensation, results in a much better common-mode rejection ratio (CMRR) at frequencies above dc (notably the line frequency of 50 Hz to 60 Hz) than might otherwise be expected of a low power instrumentation amplifier.

In Figure 35, A1 completes a feedback loop that, in conjunction with V1 and R5, forces a constant collector current in Q1. Assume that the gain-setting resistor ( $R_G$ ) is not present. Resistors R2 and R1 complete the loop and force the output of A1 to be equal to the voltage on the inverting terminal with a gain of nearly 1.25. A2 completes a nearly identical feedback loop that forces a current in Q2 that is nearly identical to that in Q1; A2 also provides the output voltage. When both loops are balanced, the gain from the noninverting terminal to  $V_{OUT}$  is equal to 5, whereas the gain from the output of A1 to  $V_{OUT}$  is equal to -4.

The inverting terminal gain of A1 (1.25) times the gain of A2 (-4) makes the gain from the inverting and noninverting terminals equal.

The differential mode gain is equal to 1 + R4/R3, nominally 5, and is factory trimmed to 0.01% final accuracy. Adding an external gain setting resistor ( $R_G$ ) increases the gain by an amount equal to (R4 + R1)/ $R_G$ . The output voltage of the AD627 is given by

$$V_{OUT} = [V_{IN}(+) - V_{IN}(-)] \times (5 + 200 \text{ k}\Omega/R_G) + V_{REF}$$
(1)

Laser trims are performed on R1 through R4 to ensure that their values are as close as possible to the absolute values in the gain equation. This ensures low gain error and high commonmode rejection at all practical gains.




Figure 35. Simplified Schematic

### USING THE AD627 BASIC CONNECTIONS

Figure 36 shows the basic connection circuit for the AD627. The +V<sub>s</sub> and  $-V_s$  terminals connect to the power supply. The supply can be either bipolar (V<sub>s</sub> = ±1.1 V to ±18 V) or single supply ( $-V_s = 0$  V, +V<sub>s</sub> = 2.2 V to 36 V). Capacitively decouple the power supplies close to the power pins of the device. For best results, use surface-mount 0.1 µF ceramic chip capacitors.

The input voltage can be single-ended (tie either –IN or +IN to ground) or differential. The difference between the voltage on the inverting and noninverting pins is amplified by the programmed gain. The gain resistor programs the gain as described in the Setting the Gain and Reference Terminal sections. Basic connections are shown in Figure 36. The output signal appears as the voltage difference between the output pin and the externally applied voltage on the REF pin, as shown in Figure 37.

### SETTING THE GAIN

The gain of the AD627 is resistor programmed by  $R_{G},$  or, more precisely, by whatever impedance appears between Pin 1 and Pin 8.

The gain is set according to

$$Gain = 5 + (200 \text{ k}\Omega/R_G) \text{ or } R_G = 200 \text{ k}\Omega/(Gain - 5)$$
 (2)

Therefore, the minimum achievable gain is 5 (for  $200 \text{ k}\Omega/$ (Gain – 5)). With an internal gain accuracy of between 0.05% and 0.7%, depending on gain and grade, a 0.1% external gain resistor is appropriate to prevent significant degradation of the overall gain error. However, 0.1% resistors are not available in a wide range of values and are quite expensive. Table 6 shows recommended gain resistor values using 1% resistors. For all gains, the size of the gain resistor is conservatively chosen as the closest value from the standard resistor table that is higher than the ideal value. This results in a gain that is always slightly less than the desired gain, thereby preventing clipping of the signal at the output due to resistor tolerance.

The internal resistors on the AD627 have a negative temperature coefficient of -75 ppm/°C maximum for gains > 5. Using a gain resistor that also has a negative temperature coefficient of -75 ppm/°C or less tends to reduce the overall gain drift of the circuit.




Figure 36. Basic Connections for Single and Dual Supplies




Figure 37. Amplifying Differential Signals with a Common-Mode Component

Table 6. Recommended Values of Gain Resistors		
	1% Standard Table	
Desired Gain	Value of R <sub>G</sub>	<b>Resulting Gain</b>
5	∞	5.00
6	200 kΩ	6.00
7	100 kΩ	7.00
8	68.1 kΩ	7.94
9	51.1 kΩ	8.91
10	40.2 kΩ	9.98
15	20 kΩ	15.00
20	13.7 kΩ	19.60
25	10 kΩ	25.00
30	8.06 kΩ	29.81
40	5.76 kΩ	39.72
50	4.53 kΩ	49.15
60	3.65 kΩ	59.79
70	3.09 kΩ	69.72
80	2.67 kΩ	79.91
90	2.37 kΩ	89.39
100	2.1 kΩ	100.24
200	1.05 kΩ	195.48
500	412 Ω	490.44
1000	205 Ω	980.61

### Table 6. Recommended Values of Gain Resistors

### **REFERENCE TERMINAL**

The reference terminal potential defines the zero output voltage and is especially useful when the load does not share a precise ground with the rest of the system. It provides a direct means of injecting a precise offset to the output. The reference terminal is also useful when amplifying bipolar signals, because it provides a virtual ground voltage.

The AD627 output voltage is developed with respect to the potential on the reference terminal; therefore, tying the REF pin to the appropriate local ground solves many grounding problems. For optimal CMR, tie the REF pin to a low impedance point.

### INPUT RANGE LIMITATIONS IN SINGLE-SUPPLY APPLICATIONS

In general, the maximum achievable gain is determined by the available output signal range. However, in single-supply applications where the input common-mode voltage is nearly or equal to 0, some limitations on the gain can be set. Although the Specifications section nominally defines the input, output, and reference pin ranges, the voltage ranges on these pins are mutually interdependent. Figure 37 shows the simplified schematic of the AD627, driven by a differential voltage ( $V_{DIFF}$ ) that has a common-mode component,  $V_{CM}$ . The voltage on the A1 op amp output is a function of  $V_{DIFF}$ ,  $V_{CM}$ , the voltage on the REF pin, and the programmed gain. This voltage is given by

$$V_{AI} = 1.25 (V_{CM} + 0.5 \text{ V}) - 0.25 V_{REF} - V_{DIFF} (25 \text{ k}\Omega/R_G + 0.625)$$
 (3)

The voltage on A1 can also be expressed as a function of the actual voltages on the –IN and +IN pins (V– and V+) such that  $V_{A1} = 1.25 ((V-) + 0.5 V) - 0.25 V_{REF} - ((V+) - (V-)) 25 k\Omega/R_G$  (4)

The output of A1 is capable of swinging to within 50 mV of the negative rail and to within 200 mV of the positive rail. It is clear, from either Equation 3 or Equation 4, that an increasing  $V_{REF}$ 

(while it acts as a positive offset at the output of the AD627) tends to decrease the voltage on A1. Figure 38 and Figure 39 show the maximum voltages that can be applied to the REF pin for a gain of 5 for both the single-supply and dual-supply cases.




Figure 38. Reference Input Voltage vs. Negative Input Voltage,  $V_S = \pm 5 V, G = +5$ 




Figure 39. Reference Input Voltage vs. Negative Input Voltage,  $V_{\rm S} = 5 V, G = +5$ 

Raising the input common-mode voltage increases the voltage on the output of A1. However, in single-supply applications where the common-mode voltage is low, a differential input voltage or a voltage on REF that is too high can drive the output of A1 into the ground rail. Some low-side headroom is added because both inputs are shifted upwards by about 0.5 V (that is, by the  $V_{BE}$  of Q1 and Q2). Use Equation 3 and Equation 4 to check whether the voltage on Amplifier A1 is within its operating range.

Vin	<b>REF Pin</b>	Supply Voltage	R <sub>G</sub> (1% Tolerance)	<b>Resulting Maximum Gain</b>	Output Swing WRT 0 V
$\pm 100 \text{ mV}, \text{V}_{CM} = 0 \text{ V}$	2 V	5 V to 15 V	28.7 kΩ	12.0	0.8 V to 3.2 V
$\pm 50 \text{ mV}, \text{V}_{CM} = 0 \text{ V}$	2 V	5 V to 15 V	10.7 kΩ	23.7	0.8 V to 3.2 V
$\pm 10 \text{ mV}, \text{V}_{CM} = 0 \text{ V}$	2 V	5 V to 15 V	1.74 kΩ	119.9	0.8 V to 3.2 V
V-=0 V, V+=0 V to 1 V	1 V	10 V to 15 V	78.7 kΩ	7.5	1 V to 8.5 V
V-=0 V, V+=0 mV to 100 mV	1 V	5 V to 15 V	7.87 kΩ	31	1 V to 4.1 V
V-=0 V, V+=0 mV to 10 mV	1 V	5 V to 15 V	787 Ω	259.1	1 V to 3.6 V

Table 7. Maximum Gain for Low Common-Mode, Single-Supply Applications

#### Table 8. RTI Error Sources

Maximum Tot		otal RTI Offset Error (µV)	Maximum Total RTI Offset Drift (μV/°C)		Total RTI Noise (nV/√Hz)	
Gain	AD627A	AD627B	AD627A	AD627B	AD627A/AD627B	
+5	450	250	5	3	52	
+10	350	200	4	2	42	
+20	300	175	3.5	1.5	39	
+50	270	160	3.2	1.2	38	
+100	270	155	3.1	1.1	38	
+500	252	151	3	1	38	
+1000	251	151	3	1	38	

Table 7 gives values for the maximum gain for various singlesupply input conditions. The resulting output swings refer to 0 V. To maximize the available gain and output swing, set the voltages on the REF pins to either 2 V or 1 V. In most cases, there is no advantage to increasing the single supply to greater than 5 V (the exception is an input range of 0 V to 1 V).

### **OUTPUT BUFFERING**

The AD627 is designed to drive loads of 20 k $\Omega$  or greater but can deliver up to 20 mA to heavier loads at lower output voltage swings (see Figure 10). If more than 20 mA of output current is required at the output, buffer the AD627 output with a precision op amp, such as the OP113. Figure 40 shows this for a single supply. This op amp can swing from 0 V to 4 V on its output while driving a load as small as 600  $\Omega$ .




Figure 40. Output Buffering

### **INPUT AND OUTPUT OFFSET ERRORS**

The low errors of the AD627 are attributed to two sources, input and output errors. The output error is divided by G when referred to the input. In practice, input errors dominate at high gains and output errors dominate at low gains. The total offset error for a given gain is calculated as

Total Error RTI = Input Error + (Output Error/Gain)(5)Total Error RTO = (Input Error  $\times$  G) + Output Error(6)

RTI offset errors and noise voltages for different gains are listed in Table 8.

# MAKE vs. BUY: A TYPICAL APPLICATION ERROR BUDGET

The example in Figure 41 serves as a good comparison between the errors associated with an integrated and a discrete in-amp implementation. A  $\pm 100$  mV signal from a resistive bridge (common-mode voltage = 2.5 V) is amplified. This example compares the resulting errors from a discrete two-op-amp instrumentation amplifier and the AD627. The discrete implementation uses a four-resistor precision network (1% match, 50 ppm/°C tracking). The errors associated with each implementation (see Table 9) show the integrated in-amp to be more precise at both ambient and overtemperature. Note that the discrete implementation is more expensive, primarily due to the relatively high cost of the low drift precision resistor network.

The input offset current of the discrete instrumentation amplifier implementation is the difference in the bias currents of the twoop amplifiers, not the offset currents of the individual op amps. In addition, although the values of the resistor network are chosen so that the inverting and noninverting inputs of each op amp see the same impedance (about 350  $\Omega$ ), the offset current of each op amp adds another error that must be characterized.




Figure 41. Make vs. Buy
-------------------------

Error Source	AD627 Circuit Calculation	Homebrew Circuit Calculation	Total Error AD627 (ppm)	Total Error Homebrew (ppm)
ABSOLUTE ACCURACY at $T_A = 25^{\circ}C$				
Total RTI Offset Voltage, mV	(250 μV + (1000 μV/10))/100 mV	$(180 \ \mu V \times 2)/100 \ mV$	3,500	3,600
Input Offset Current, nA	1 nA × 350 Ω/100 mV	20 nA × 350 Ω/100 mV	3.5	70
Internal Offset Current (Homebrew Only)	Not applicable	$0.7 \text{ nA}  imes 350 \Omega/100 \text{ mV}$		2.45
CMRR, dB	77 dB→141 ppm × 2.5 V/100 mV	(1% match × 2.5 V)/10/100 mV	3,531	25,000
Gain	0.35% + 1%	1% match	13,500	10,000
		Total Absolute Error	20,535	38,672
DRIFT TO 85°C				
Gain Drift, ppm/°C	(–75 + 10) ppm/°C × 60°C	50 ppm/°C × 60°C	3,900	3,000
Total RTI Offset Voltage, mV/°C	(3.0 μV/°C + (10 μV/°C/10)) × 60°C/100 mV	$(2 \times 3.5 \ \mu V/^{\circ}C \times 60^{\circ}C)/100 \ mV$	2,600	4,200
Input Offset Current, pA/°C	$(16 \text{ pA/°C} \times 350 \Omega \times 60^{\circ}\text{C})/100 \text{mV}$	$(33 \text{ pA/°C} \times 350 \Omega \times 60^{\circ}\text{C})/100 \text{ mV}$	3.5	7
	•	Total Drift Error	6,504	7,207
		Grand Total Error	27,039	45,879

#### Table 9. Make vs. Buy Error Budget

### **ERRORS DUE TO AC CMRR**

In Table 9, the error due to common-mode rejection results from the common-mode voltage from the bridge 2.5 V. The ac error due to less than ideal common-mode rejection cannot be calculated without knowing the size of the ac common-mode voltage (usually interference from 50 Hz/60 Hz mains frequencies).

A mismatch of 0.1% between the four gain setting resistors determines the low frequency CMRR of a two-op-amp instrumentation amplifier. The plot in Figure 43 shows the practical results of resistor mismatch at ambient temperature.

The CMRR of the circuit in Figure 42 (Gain = +11) was measured using four resistors with a mismatch of nearly 0.1% (R1 = 9999.5  $\Omega$ , R2 = 999.76  $\Omega$ , R3 = 1000.2  $\Omega$ , R4 = 9997.7  $\Omega$ ). As expected, the CMRR at dc was measured at about 84 dB (calculated value is 85 dB). However, as frequency increases, CMRR quickly degrades. For example, a 200 mV p-p harmonic of the mains frequency at 180 Hz would result in an output voltage of about 800  $\mu$ V. To put this in context, a 12-bit data acquisition system, with an input range of 0 V to 2.5 V, has an LSB weighting of 610  $\mu$ V.

By contrast, the AD627 uses precision laser trimming of internal resistors, along with patented CMR trimming, to yield a higher dc CMRR and a wider bandwidth over which the CMRR is flat (see Figure 23).




Figure 43. CMRR over Frequency of Discrete In-Amp in Figure 42

### **GROUND RETURNS FOR INPUT BIAS CURRENTS**

Input bias currents are dc currents that must flow to bias the input transistors of an amplifier. They are usually transistor base currents. When amplifying floating input sources, such as transformers or ac-coupled sources, there must be a direct dc path into each input so that the bias current can flow. Figure 44, Figure 45, and Figure 46 show how to provide a bias current path for the cases of, respectively, transformer coupling, a thermocouple application, and capacitive ac-coupling.

In dc-coupled resistive bridge applications, providing this path is generally not necessary because the bias current simply flows from the bridge supply through the bridge and into the amplifier. However, if the impedance that the two inputs see are large, and differ by a large amount (>10 k $\Omega$ ), the offset current of the input stage causes dc errors compatible with the input offset voltage of the amplifier.




Figure 44. Ground Returns for Bias Currents with Transformer Coupled Inputs




Figure 45. Ground Returns for Bias Currents with Thermocouple Inputs




Figure 46. Ground Returns for Bias Currents with AC-Coupled Inputs

### LAYOUT AND GROUNDING

The use of ground planes is recommended to minimize the impedance of ground returns (and hence, the size of dc errors). To isolate low level analog signals from a noisy digital environment, many data acquisition components have separate analog and digital ground returns (see Figure 47). Return all ground pins from mixed-signal components, such as analog-to-digital converters, through the high quality analog ground plane. Digital ground lines of mixed-signal components should also be returned through the analog ground plane. This may seem to break the rule of separating analog and digital grounds; however, in general, there is also a requirement to keep the voltage difference between digital and analog grounds on a converter as small as possible (typically, <0.3 V). The increased noise, caused by the digital return currents of the converter flowing through the analog ground plane, is generally negligible. To maximize isolation between analog and digital, connect the ground planes back at the supplies.

If there is only one power supply available, it must be shared by both digital and analog circuitry. Figure 48 shows how to minimize interference between the digital and analog circuitry. As in the previous case, use separate analog and digital ground planes or use reasonably thick traces as an alternative to a digital ground plane. Connect the ground planes at the ground pin of the power supply. Run separate traces (or power planes) from the power supply to the supply pins of the digital and analog circuits. Ideally, each device should have its own power supply trace, but they can be shared by multiple devices if a single trace is not used to route current to both digital and analog circuitry.




Figure 47. Optimal Grounding Practice for a Bipolar Supply Environment with Separate Analog and Digital Supplies




Figure 48. Optimal Ground Practice in a Single-Supply Environment

### INPUT PROTECTION

As shown in the simplified schematic (see Figure 35), both the inverting and noninverting inputs are clamped to the positive and negative supplies by ESD diodes. In addition, a 2 k $\Omega$  series resistor on each input provides current limiting in the event of an overvoltage. These ESD diodes can tolerate a maximum continuous current of 10 mA. So an overvoltage (that is, the amount by which the input voltage exceeds the supply voltage) of  $\pm 20$  V can be tolerated. This is true for all gains, and for power on and off. This last case is particularly important because the signal source and amplifier can be powered separately.

If the overvoltage is expected to exceed 20 V, use additional external series current-limiting resistors to keep the diode current below 10 mA.

### **RF INTERFERENCE**

All instrumentation amplifiers can rectify high frequency outof-band signals. Once rectified, these signals appear as dc offset errors at the output. The circuit in Figure 49 provides good RFI suppression without reducing performance within the pass band of the instrumentation amplifier. Resistor R1 and Capacitor C1 (and likewise, R2 and C2) form a low-pass RC filter that has a -3 dB BW equal to

$$f = 1/(2\pi(R1 \times C1)) \tag{7}$$

Using the component values shown in Figure 49, this filter has a -3 dB bandwidth of approximately 8 kHz. Resistor R1 and Resistor R2 were selected to be large enough to isolate the circuit input from the capacitors but not large enough to significantly increase circuit noise. To preserve common-mode rejection in the amplifier pass band, Capacitor C1 and Capacitor C2 must be 5% mica units, or low cost 20% units can be tested and binned to provide closely matched devices.

Capacitor C3 is needed to maintain common-mode rejection at low frequencies. R1/R2 and C1/C2 form a bridge circuit whose output appears across the input pins of the in-amp. Any mismatch between C1 and C2 unbalances the bridge and reduces commonmode rejection. C3 ensures that any RF signals are common mode (the same on both in-amp inputs) and are not applied differentially. This second low-pass network, R1 + R2 and C3, has a -3 dB frequency equal to




Figure 49. Circuit to Attenuate RF Interference

Using a C3 value of  $0.022 \ \mu$ F, as shown in Figure 49, the  $-3 \ dB$  signal bandwidth of this circuit is approximately 200 Hz. The typical dc offset shift over frequency is less than 1 mV and the RF signal rejection of the circuit is better than 57 dB. To increase the 3 dB signal bandwidth of this circuit, reduce the value of Resistor R1 and Resistor R2. The performance is similar to that when using 20 k $\Omega$  resistors, except that the circuitry preceding the in-amp must drive a lower impedance load.

When building a circuit like that shown in Figure 49, use a PC board with a ground plane on both sides. Make all component leads as short as possible. Resistor R1 and Resistor R2 can be common 1% metal film units, but Capacitor C1 and Capacitor C2 must be  $\pm$ 5% tolerance devices to avoid degrading the common-mode rejection of the circuit. Either the traditional 5% silver mica units or Panasonic  $\pm$ 2% PPS film capacitors are recommended.

### APPLICATIONS CIRCUITS CLASSIC BRIDGE CIRCUIT

Figure 50 shows the AD627 configured to amplify the signal from a classic resistive bridge. This circuit works in dual-supply mode or single-supply mode. Typically, the same voltage that powers the instrumentation amplifiers excites the bridge. Connecting the bottom of the bridge to the negative supply of the instrumentation amplifiers (usually 0 V, -5 V, -12 V, or -15 V), sets up an input common-mode voltage that is optimally located midway between the supply voltages. It is also appropriate to set the voltage on the REF pin to midway between the supplies, especially if the input signal is bipolar. However, the voltage on the REF pin can be varied to suit the application. For example, the REF pin is tied to the V<sub>REF</sub> pin of an analog-to-digital converter (ADC) whose input range is  $(V_{REF} \pm V_{IN})$ . With an available output swing on the AD627 of  $(-V_{s} + 100 \text{ mV})$  to  $(+V_{s} - 150 \text{ mV})$ , the maximum programmable gain is simply this output range divided by the input range.




Figure 50. Classic Bridge Circuit

### 4 mA TO 20 mA SINGLE-SUPPLY RECEIVER

Figure 51 shows how a signal from a 4 mA to 20 mA transducer can be interfaced to the ADuC812, a 12-bit ADC with an embedded microcontroller. The signal from a 4 mA to 20 mA transducer is single-ended, which initially suggests the need for a simple shunt resistor to convert the current to a voltage at the high impedance analog input of the converter. However, any line resistance in the return path (to the transducer) adds a current dependent offset error; therefore, the current must be sensed differentially.

In this example, a 24.9  $\Omega$  shunt resistor generates a maximum differential input voltage to the AD627 of between 100 mV (for 4 mA in) and 500 mV (for 20 mA in). With no gain resistor present, the AD627 amplifies the 500 mV input voltage by a factor of 5, to 2.5 V, the full-scale input voltage of the ADC. The zero current of 4 mA corresponds to a code of 819 and the LSB size is 4.88  $\mu A.$ 

### THERMOCOUPLE AMPLIFIER

Because the common-mode input range of the AD627 extends 0.1 V below ground, it is possible to measure small differential signals that have a low, or no, common-mode component. Figure 51 shows a thermocouple application where one side of the J-type thermocouple is grounded.

Over a temperature range from  $-200^{\circ}$ C to  $+200^{\circ}$ C, the J-type thermocouple delivers a voltage ranging from -7.890 mV to +10.777 mV. A programmed gain on the AD627 of 100 (R<sub>G</sub> = 2.1 k $\Omega$ ) and a voltage on the AD627 REF pin of 2 V result in the output voltage of the AD627 ranging from 1.110 V to 3.077 V relative to ground. For a different input range or different voltage on the REF pin, it is important to verify that the voltage on Internal Node A1 (see Figure 37) is not driven below ground. This can be checked using the equations in the Input Range Limitations in Single-Supply Applications section.




Figure 51. Amplifying Bipolar Signals with Low Common-Mode Voltage





Figure 52. 4 mA to 20 mA Receiver Circuit



### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD627ANZ	-40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8
AD627AR	–40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627AR-REEL	–40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627AR-REEL7	–40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627ARZ	–40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627ARZ-R7	–40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627ARZ-RL	–40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627BNZ	–40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8
AD627BR	–40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627BR-REEL	-40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627BR-REEL7	–40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627BRZ	–40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627BRZ-RL	–40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8
AD627BRZ-R7	-40°C to +85°C	8-Lead Small Standard Outline [SOIC_N]	R-8

<sup>1</sup> Z = RoHS Compliant part.

©2007–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00782-0-12/13(E)



Rev. E | Page 24 of 24

www.analog.com