#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage 1)	6	V
V <sub>i</sub>	Input Voltage	-0.3V to V <sub>CC</sub> +0.3V	V
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
Tj	Maximum Junction Temperature	150	°C
R <sub>thja</sub>	Thermal Resistance Junction to Ambient SO8 MiniSO8 DFN8	175 215 70	°C/W
Pd	Power Dissipation <sup>2)</sup> SO8 MiniSO8 DFN8	0.71 0.58 1.79	W
ESD	Human Body Model (pin to pin): TS419 <sup>3)</sup> , TS421	1.5	kV
ESD	Machine Model - 220pF - 240pF (pin to pin)	100	V
Latch-up	Latch-up Immunity (All pins)	200	mA
	Lead Temperature (soldering, 10sec)	250	°C
	Output Short-Circuit to Vcc or GND	continous 4)	

<sup>1.</sup> All voltage values are measured with respect to the ground pin.

#### **OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	2 to 5.5	V
R <sub>L</sub>	Load Resistor	≥ 16	Ω
T <sub>oper</sub>	Operating Free Air Temperature Range	-40 to + 85	°C
C <sub>L</sub>	Load Capacitor $R_L = 16 \text{ to } 100\Omega$ $R_L > 100\Omega$	400 100	pF
V <sub>ICM</sub>	Common Mode Input Voltage Range	GND to V <sub>CC</sub> -1V	V
V <sub>STB</sub>	Standby Voltage Input TS421 ACTIVE / TS419 in STANDBY TS421 in STANDBY / TS419 ACTIVE	$1.5 \le V_{STB} \le V_{CC}$ $GND \le V_{STB} \le 0.4^{-1}$	V
R <sub>THJA</sub>	Thermal Resistance Junction to Ambient SO8 MiniSO8 DFN8 <sup>2)</sup>	150 190 41	°C/W
T <sub>wu</sub>	Wake-up time from standby to active mode (Cb = $1\mu F$ ) $^{3)}$	≥ 0.12	s

<sup>1.</sup> The minimum current consumption ( $I_{STANDBY}$ ) is guaranteed at  $V_{CC}$  (TS419) or GND (TS421) for the whole temperature range.

<sup>2.</sup> Pd has been calculated with Tamb = 25°C, Tjunction = 150°C.

<sup>3.</sup> TS419 stands 1.5KV on all pins except standby pin which stands 1KV.

<sup>4.</sup> Attention must be paid to continous power dissipation (V<sub>DD</sub> x 300mA). Exposure of the IC to a short circuit for an extended time period is dramatically reducing product life expectancy.

<sup>2.</sup> When mounted on a 4-layer PCB

<sup>3.</sup> For more details on  $T_{WU}$ , please refer to application note section on Wake-up time page 28.

# FIXED GAIN VERSION SPECIFIC ELECTRICAL CHARACTERISTICS


 $V_{CC}$  from +5V to +2V, GND = 0V,  $T_{amb}$  = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
R <sub>IN</sub>	Input Resistance		20		kΩ
	Gain value for Gain TS419/TS421-2		6dB		
G	Gain value for Gain TS419/TS421-4		12dB		dB
	Gain value for Gain TS419/TS421-8		18dB		

# **APPLICATION COMPONENTS INFORMATION**

Components	Functional Description
R <sub>IN</sub>	Inverting input resistor which sets the closed loop gain in conjunction with $R_{FEED}$ . This resistor also forms a high pass filter with $C_{IN}$ (fcl = 1 / (2 x Pi x $R_{IN}$ x $C_{IN}$ )). <b>Not needed in fixed gain versions.</b>
C <sub>IN</sub>	Input coupling capacitor which blocks the DC voltage at the amplifier's input terminal
В	Feedback resistor which sets the closed loop gain in conjunction with R <sub>IN</sub> .
R <sub>FEED</sub>	$A_V$ = Closed Loop Gain= $2xR_{FEED}/R_{IN}$ . <b>Not needed in fixed gain versions.</b>
C <sub>S</sub>	Supply Bypass capacitor which provides power supply filtering.
C <sub>B</sub>	Bypass capacitor which provides half supply filtering.

# **TYPICAL APPLICATION SCHEMATICS:**



 $V_{CC} = +5V$ , GND = 0V,  $T_{amb} = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply Current No input signal, no load		1.8	2.5	mA
I <sub>STANDBY</sub>	Standby Current No input signal, V <sub>STANDBY</sub> =GND for TS421 No input signal, V <sub>STANDBY</sub> =Vcc for TS419		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 16 or $32\Omega$ , Rfeed= $20k\Omega$		5	25	mV
Po	Output Power $THD+N=0.1\%\ Max,\ F=1kHz,\ R_L=32\Omega$ $THD+N=1\%\ Max,\ F=1kHz,\ R_L=32\Omega$ $THD+N=10\%\ Max,\ F=1kHz,\ R_L=32\Omega$ $THD+N=0.1\%\ Max,\ F=1kHz,\ R_L=16\Omega$ $THD+N=10\%\ Max,\ F=1kHz,\ R_L=16\Omega$ $THD+N=10\%\ Max,\ F=1kHz,\ R_L=16\Omega$	166 240	190 207 258 270 295 367		mW
THD + N	$\begin{split} &\text{Total Harmonic Distortion + Noise } (A_{\text{V}}\text{=-}2) \\ &R_{\text{L}} = 32\Omega, P_{\text{out}} = 150\text{mW}, 20\text{Hz} \leq F \leq 20\text{kHz} \\ &R_{\text{L}} = 16\Omega, P_{\text{out}} = 220\text{mW}, 20\text{Hz} \leq F \leq 20\text{kHz} \end{split}$		0.15 0.2		%
PSRR	Power Supply Rejection Ratio $(A_v=2)^{-1}$ F = 1kHz, Vripple = 200mVpp, input grounded, Cb=1 $\mu$ F	50	56		dB
SNR	Signal-to-Noise Ratio (Filter Type A, $A_V=2$ ) <sup>1)</sup> ( $R_L=32\Omega$ , THD +N < 0.5%, $20Hz \le F \le 20kHz$ )	85	98		dB
$\Phi_{M}$	Phase Margin at Unity Gain $R_L = 16\Omega$ , $C_L = 400 pF$		58		Degrees
GM	Gain Margin $R_L = 16\Omega$ , $C_L = 400pF$		18		dB
GBP	Gain Bandwidth Product $R_L = 16\Omega$		1.1		MHz
SR	Slew Rate $R_L = 16\Omega$		0.4		V/µS

<sup>1.</sup> Guaranteed by design and evaluation.

 $V_{CC}$  = +3.3V, GND = 0V,  $T_{amb}$  = 25°C (unless otherwise specified) <sup>1)</sup>

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply Current No input signal, no load		1.8	2.5	mA
I <sub>STANDBY</sub>	Standby Current No input signal, V <sub>STANDBY</sub> =GND for TS421 No input signal, V <sub>STANDBY</sub> =Vcc for TS419		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 16 or $32\Omega$ , Rfeed= $20k\Omega$		5	25	mV
Po	Output Power $ \begin{array}{ll} \text{THD+N} = 0.1\% \text{ Max, } F = 1 \text{kHz, } R_{\text{L}} = 32\Omega \\ \text{THD+N} = 1\% \text{ Max, } F = 1 \text{kHz, } R_{\text{L}} = 32\Omega \\ \text{THD+N} = 10\% \text{ Max, } F = 1 \text{kHz, } R_{\text{L}} = 32\Omega \\ \text{THD+N} = 0.1\% \text{ Max, } F = 1 \text{kHz, } R_{\text{L}} = 16\Omega \\ \text{THD+N} = 1\% \text{ Max, } F = 1 \text{kHz, } R_{\text{L}} = 16\Omega \\ \text{THD+N} = 10\% \text{ Max, } F = 1 \text{kHz, } R_{\text{L}} = 16\Omega \\ \end{array} $	65 91	75 81 102 104 113 143		mW
THD + N	Total Harmonic Distortion + Noise ( $A_V$ =2) $R_L = 32\Omega$ , $P_{out} = 50$ mW, $20$ Hz $\leq F \leq 20$ kHz $R_L = 16\Omega$ , $P_{out} = 70$ mW, $20$ Hz $\leq F \leq 20$ kHz		0.15 0.2		%
PSRR	Power Supply Rejection Ratio inputs grounded, F = 1kHz, Vripple = 200mVpp, Cb=1µF	50	56		dB
SNR	Signal-to-Noise Ratio (Weighted A, $A_v$ =2) (R <sub>L</sub> = 32 $\Omega$ , THD +N < 0.5%, 20Hz $\leq$ F $\leq$ 20kHz)	82	94		dB
$\Phi_{M}$	Phase Margin at Unity Gain $R_L = 16\Omega$ , $C_L = 400 pF$		58		Degrees
GM	Gain Margin $R_L = 16\Omega$ , $C_L = 400 pF$		18		dB
GBP	Gain Bandwidth Product $R_L = 16\Omega$		1.1		MHz
SR	Slew Rate $R_L = 16\Omega$		0.4		V/μS

<sup>1.</sup> All electrical values are guaranted with correlation measurements at 2V and 5V

 $V_{CC} = +2.5V$ , GND = 0V,  $T_{amb} = 25^{\circ}C$  (unless otherwise specified)<sup>1)</sup>

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply Current No input signal, no load		1.7	2.5	mA
I <sub>STANDBY</sub>	Standby Current No input signal, V <sub>STANDBY</sub> =GND for TS421 No input signal, V <sub>STANDBY</sub> =Vcc for TS419		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 16 or $32\Omega$ , Rfeed= $20k\Omega$		5	25	mV
Po	Output Power $ \begin{array}{ccccccccccccccccccccccccccccccccccc$	32 44	37 41 52 50 55 70		mW
THD + N	$\begin{split} &\text{Total Harmonic Distortion + Noise } (A_{\text{V}}\text{=-}2) \\ &R_{\text{L}} = 32\Omega, P_{\text{out}} = 30\text{mW}, 20\text{Hz} \leq F \leq 20\text{kHz} \\ &R_{\text{L}} = 16\Omega, P_{\text{out}} = 40\text{mW}, 20\text{Hz} \leq F \leq 20\text{kHz} \end{split}$		0.15 0.2		%
PSRR	Power Supply Rejection Ratio (A <sub>v</sub> =2) inputs grounded, F = 1kHz, Vripple = 200mVpp, Cb=1µF	50	56		dB
SNR	Signal-to-Noise Ratio (Weighted A, $A_V=2$ ) ( $R_L=32\Omega, THD+N<0.5\%, 20Hz \le F \le 20kHz$ )	80	91		dB
$\Phi_{M}$	Phase Margin at Unity Gain $R_L = 16\Omega$ , $C_L = 400 pF$		58		Degrees
GM	Gain Margin $R_L = 16\Omega$ , $C_L = 400 pF$		18		dB
GBP	Gain Bandwidth Product $R_L = 16\Omega$		1.1		MHz
SR	Slew Rate $R_L = 16\Omega$		0.4		V/μS

All electrical values are guaranted with correlation measurements at 2V and 5V

 $V_{CC} = +2V$ , GND = 0V,  $T_{amb} = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
I <sub>CC</sub>	Supply Current No input signal, no load		1.7	2.5	mA
I <sub>STANDBY</sub>	Standby Current No input signal, V <sub>STANDBY</sub> =GND for TS421 No input signal, V <sub>STANDBY</sub> =Vcc for TS419		10	1000	nA
Voo	Output Offset Voltage No input signal, RL = 16 or $32\Omega$ , Rfeed= $20k\Omega$		5	25	mV
Po	$\begin{array}{lll} \text{Output Power} & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & \\ & & & \\$	19	20 23 30 26 30 40		mW
THD + N	Total Harmonic Distortion + Noise ( $A_v$ =2) $R_L = 32\Omega$ , $P_{out} = 13$ mW, $20$ Hz $\leq F \leq 20$ kHz $R_L = 16\Omega$ , $P_{out} = 20$ mW, $20$ Hz $\leq F \leq 20$ kHz		0.1 0.15		%
PSRR	Power Supply Rejection Ratio (A <sub>v</sub> =2) <sup>1)</sup> inputs grounded, F = 1kHz, Vripple = 200mVpp, Cb=1μF	49	54		dB
SNR	Signal-to-Noise Ratio (Weighted A, $A_V=2$ ) <sup>1)</sup> ( $R_L=32\Omega, THD +N < 0.5\%, 20Hz \le F \le 20kHz$ )	80	89		dB
$\Phi_{M}$	Phase Margin at Unity Gain $R_L = 16\Omega$ , $C_L = 400 pF$		58		Degrees
GM	Gain Margin $R_L = 16\Omega$ , $C_L = 400pF$		20		dB
GBP	Gain Bandwidth Product $R_L = 16\Omega$		1.1		MHz
SR	Slew Rate $R_L = 16\Omega$		0.4		V/µS

<sup>1.</sup> Guaranteed by design and evaluation.

# **Index of Graphs**

Description	Figure	Page
Common Curves		
Open Loop Gain and Phase vs Frequency	1 to 12	9 to 10
Current Consumption vs Power Supply Voltage	13	11
Current Consumption vs Standby Voltage	14 to 19	11 to 12
Output Power vs Power Supply Voltage	20 to 23	12
Output Power vs Load Resistor	24 to 27	12 to 13
Power Dissipation vs Output Power	28 to 31	13 to 14
Power Derating vs Ambiant Temperature	32	14
Output Voltage Swing vs Supply Voltage	33	14
Low Frequency Cut Off vs Input Capacitor	34	14
Curves With 6dB Gain Setting (Av=2)		
THD + N vs Output Power	35 to 43	15 to 16
THD + N vs Frequency	44 to 46	16
Signal to Noise Ratio vs Power Supply Voltage	47 to 48	17
Noise Floor	49 to 50	17
PSRR vs Frequency	51 to 55	17 to 18
Curves With 12dB Gain Setting (Av=4)		
THD + N vs Output Power	56 to 64	19 to 20
THD + N vs Frequency	65 to 67	20
Signal to Noise Ratio vs Power Supply Voltage	68 to 69	21
Noise Floor	70 to 71	21
PSRR vs Frequency	72 to 76	21 to 22
Curves With 18dB Gain Setting (Av=8)		
THD + N vs Output Power	77 to 85	23 to 24
THD + N vs Frequency	86 to 88	24
Signal to Noise Ratio vs Power Supply Voltage	89 to 90	25
Noise Floor	91 to 92	25
PSRR vs Frequency	93 to 97	25 to 26

Note : All measurements made with Rin=20k $\Omega$ , Cb=1 $\mu$ F, and Cin=10 $\mu$ F unless otherwise specified.

Fig. 1: Open Loop Gain and Phase vs Frequency




Fig. 3: Open Loop Gain and Phase vs Frequency




Fig. 5: Open Loop Gain and Phase vs Frequency




Fig. 2: Open Loop Gain and Phase vs Frequency




Fig. 4: Open Loop Gain and Phase vs Frequency




Fig. 6: Open Loop Gain and Phase vs Frequency




Fig. 7: Open Loop Gain and Phase vs Frequency




Fig. 9: Open Loop Gain and Phase vs Frequency




Fig. 11: Open Loop Gain and Phase vs Frequency




Fig. 8: Open Loop Gain and Phase vs Frequency




Fig. 10: Open Loop Gain and Phase vs Frequency




Fig. 12: Open Loop Gain and Phase vs Frequency




Fig. 13: Current Consumption vs Power Supply Voltage




Fig. 15: Current Consumption vs Standby Voltage




Fig. 17: Current Consumption vs Standby Voltage




Fig. 14: Current Consumption vs Standby Voltage




Fig. 16: Current Consumption vs Standby Voltage




Fig. 18: Current Consumption vs Standby Voltage




Fig. 19: Current Consumption vs Standby Voltage




Fig. 21: Output Power vs Power Supply Voltage




Fig. 23: Output Power vs Power Supply Voltage




Fig. 20: Output Power vs Power Supply Voltage




Fig. 22: Output Power vs Power Supply Voltage




Fig. 24: Output Power vs Load Resistor




Fig. 25: Output Power vs Load Resistor




Fig. 27: Output Power vs Load Resistor




Fig. 29: Power Dissipation vs Output Power




Fig. 26: Output Power vs Load Resistor




Fig. 28: Power Dissipation vs Output Power




Fig. 30: Power Dissipation vs Output Power




Fig. 31: Power Dissipation vs Output Power




Fig. 33: Output Voltage Swing For One Amp. vs Power Supply Voltage




Fig. 32: Power Derating Curves




Fig. 34: Low Frequency Cut Off vs Input Capacitor for fixed gain versions




Fig. 35: THD + N vs Output Power




Fig. 37: THD + N vs Output Power




Fig. 39: THD + N vs Output Power




Fig. 36: THD + N vs Output Power




Fig. 38: THD + N vs Output Power




Fig. 40: THD + N vs Output Power




Fig. 41: THD + N vs Output Power




Fig. 43: THD + N vs Output Power




Fig. 45: THD + N vs Frequency




Fig. 42: THD + N vs Output Power




Fig. 44: THD + N vs Frequency




Fig. 46: THD + N vs Frequency




Fig. 47: Signal to Noise Ratio vs Power Supply Voltage with Unweighted Filter (20Hz to 20kHz)




Fig. 49: Noise Floor




Fig. 51: PSRR vs Input Capacitor




Fig. 48: Signal to Noise Ratio vs Power Supply Voltage with Weighted Filter Type A




Fig. 50: Noise Floor




Fig. 52: PSRR vs Power Supply Voltage




Fig. 53: PSRR vs Bypass Capacitor




Fig. 54: PSRR vs Bypass Capacitor




Fig. 55: PSRR vs Bypass Capacitor




Fig. 56: THD + N vs Output Power




Fig. 58: THD + N vs Output Power




Fig. 60: THD + N vs Output Power




Fig. 57: THD + N vs Output Power




Fig. 59: THD + N vs Output Power




Fig. 61: THD + N vs Output Power




Fig. 62: THD + N vs Output Power




Fig. 64: THD + N vs Output Power




Fig. 66: THD + N vs Frequency




Fig. 63: THD + N vs Output Power




Fig. 65: THD + N vs Frequency




Fig. 67: THD + N vs Frequency




Fig. 68: Signal to Noise Ratio vs Power Supply Voltage with Unweighted Filter (20Hz to 20kHz)




Fig. 70: Noise Floor




Fig. 72: PSRR vs Power Supply Voltage




Fig. 69: Signal to Noise Ratio vs Power Supply Voltage with Weighted Filter Type A




Fig. 71: Noise Floor




Fig. 73: PSRR vs Input Capacitor




Fig. 74: PSRR vs Bypass Capacitor




Fig. 75: PSRR vs Bypass Capacitor




Fig. 76: PSRR vs Bypass Capacitor




Fig. 77: THD + N vs Output Power




Fig. 79: THD + N vs Output Power




Fig. 81: THD + N vs Output Power




Fig. 78: THD + N vs Output Power




Fig. 80: THD + N vs Output Power




Fig. 82: THD + N vs Output Power




Fig. 83: THD + N vs Output Power




Fig. 85: THD + N vs Output Power




Fig. 87: THD + N vs Frequency




Fig. 84: THD + N vs Output Power




Fig. 86: THD + N vs Frequency




Fig. 88: THD + N vs Frequency




Fig. 89: Signal to Noise Ratio vs Power Supply Voltage with Unweighted Filter (20Hz to 20kHz)




Fig. 91: Noise Floor




Fig. 93: PSRR vs Power Supply Voltage




Fig. 90: Signal to Noise Ratio vs Power Supply Voltage with Weighted Filter Type A




Fig. 92: Noise Floor




Fig. 94: PSRR vs Input Capacitor




Fig. 95: PSRR vs Bypass Capacitor




Fig. 96: PSRR vs Bypass Capacitor





Fig. 97: PSRR vs Bypass Capacitor



#### **APPLICATION INFORMATION**

#### **■** BTL Configuration Principle

The TS419 & TS420 are monolithic power amplifiers with a BTL output type. BTL (Bridge Tied Load) means that each end of the load is connected to two single-ended output amplifiers. Thus, we have:

Single ended output 1 = Vout1 = Vout (V) Single ended output 2 = Vout2 = -Vout (V)

And Vout1 - Vout2 = 2Vout (V)

The output power is:

$$Pout = \frac{(2 Vout_{RMS})^2}{R_I} (W)$$

For the same power supply voltage, the output power in BTL configuration is four times higher than the output power in single ended configuration.

# ■ Gain In Typical Application Schematic (cf. page 3 of TS419-TS421 datasheet)

In the flat region (no  $C_{\text{IN}}$  effect), the output voltage of the first stage is:

$$Vout1 = -Vin \frac{Rfeed}{Rin} (V)$$

For the second stage: Vout2 = -Vout1 (V)

The differential output voltage is

$$Vout2-Vout1 = 2Vin \frac{Rfeed}{Rin} (V)$$

The differential gain named gain (Gv) for more convenient usage is:

$$Gv = \frac{Vout2 - Vout1}{Vin} = 2\frac{Rfeed}{Rin}$$

Remark: Vout2 is in phase with Vin and Vout1 is phased 180° with Vin. This means that the positive terminal of the loudspeaker should be connected to Vout2 and the negative to Vout1.

#### ■ Low and high frequency response

In the low frequency region,  $C_{\rm IN}$  starts to have an effect.  $C_{\rm IN}$  forms with  $R_{\rm IN}$  a high-pass filter with a -3dB cut off frequency .

$$F_{CL} = \frac{1}{2\pi RinCin}$$
 (Hz)

In the high frequency region, you can limit the bandwidth by adding a capacitor (Cfeed) in parallel with Rfeed. It forms a low-pass filter with a -3dB cut off frequency.

$$F_{CH} = \frac{1}{2\pi \text{ Rfeed Cfeed}}$$
 (Hz)

#### ■ Power dissipation and efficiency

Hypothesis:

- Load voltage and current are sinusoidal (Vout and lout)
- Supply voltage is a pure DC source (Vcc)

Regarding the load we have:

$$V_{OUT} = V_{PEAK} \sin \omega t (V)$$

and

$$I_{OUT} = \frac{V_{OUT}}{R_L} (A)$$

and

$$P_{OUT} = \frac{V_{PEAK}^2}{2R_L} (W)$$

Then, the average current delivered by the supply voltage is:

$$Icc_{AVG} = 2 \frac{V_{PEAK}}{\pi R_{L}} (A)$$

The power delivered by the supply voltage is:  $Psupply = Vcc Icc_{AVG}$  (W)

Then, the **power dissipated by the amplifier** is: Pdiss = Psupply - Pout (W)

$$Pdiss = \frac{2\sqrt{2} Vcc}{\pi \sqrt{R_L}} \sqrt{P_{OUT}} - P_{OUT} (W)$$

and the maximum value is obtained when:

$$\frac{\partial P diss}{\partial P_{OUT}} = 0$$

and its value is:

$$Pdiss max = \frac{2Vcc^2}{\pi^2 R_l} (W)$$

Remark: This maximum value is only dependent upon power supply voltage and load values.

The **efficiency** is the ratio between the output power and the power supply

$$\eta = \frac{P_{OUT}}{P \, supply} = \frac{\pi \, V_{PEAK}}{4 \, Vcc}$$

The maximum theoretical value is reached when Vpeak = Vcc, so

$$\frac{\pi}{4} = 78.5\%$$

#### **■** Decoupling of the circuit

Two capacitors are needed to bypass properly the TS419/TS421. A power supply bypass capacitor  $C_S$  and a bias voltage bypass capacitor  $C_B$ .

 $C_S$  has particular influence on the THD+N in the high frequency region (above 7kHz) and an indirect influence on power supply disturbances. With 1 $\mu$ F, you can expect similar THD+N performances to those shown in the datasheet.

In the high frequency region, if  $C_S$  is lower than 1 $\mu$ F, it increases THD+N and disturbances on the power supply rail are less filtered.

On the other hand, if  $C_S$  is higher than 1 $\mu F$ , those disturbances on the power supply rail are more filtered.

**C**<sub>B</sub> has an influence on THD+N at lower frequencies, but its function is critical to the final result of PSRR (with input grounded and in the lower frequency region).

If  $C_B$  is lower than  $1\mu F$ , THD+N increases at lower frequencies and PSRR worsens.

If  $C_B$  is higher than 1µF, the benefit on THD+N at lower frequencies is small, but the benefit to PSRR is substantial.

Note that  $C_{\text{IN}}$  has a non-negligible effect on PSRR at lower frequencies. The lower the value of  $C_{\text{IN}}$ , the higher the PSRR.

#### ■ Wake-up Time: T<sub>WU</sub>

When standby is released to put the device ON, the bypass capacitor  $C_B$  will not be charged immediatly. As  $C_B$  is directly linked to the bias of the amplifier, the bias will not work properly until the  $C_B$  voltage is correct. The time to reach this voltage is called wake-up time or  $T_{WU}$  and typically equal to:

 $T_{WU}$ =0.15x $C_B$  (s) with  $C_B$  in  $\mu F$ .

Due to process tolerances, the range of the wake-up time is:

 $0.12xCb < T_{WU} < 0.18xC_B$  (s) with  $C_B$  in  $\mu F$ 

Note: When the standby command is set, the time to put the device in shutdown mode is a few microseconds.

#### **■** Pop performance

Pop performance is intimately linked with the size of the input capacitor Cin and the bias voltage bypass capacitor  $C_B$ .

The size of  $C_{\text{IN}}$  is dependent on the lower cut-off frequency and PSRR values requested. The size of  $C_{\text{B}}$  is dependent on THD+N and PSRR values requested at lower frequencies.

Moreover, C<sub>B</sub> determines the speed with which the amplifier turns ON. The slower the speed is, the softer the turn ON noise is.

The charge time of  $C_B$  is directly proportional to the internal generator resistance 150k $\Omega$ ..

Then, the charge time constant for  $C_B$  is

$$\tau_{\mathbf{B}} = 150 \mathbf{k} \Omega \mathbf{x} \mathbf{C}_{\mathbf{B}} (\mathbf{s})$$

As  $C_B$  is directly connected to the non-inverting input (pin 2 & 3) and if we want to minimize, in amplitude and duration, the output spike on Vout1 (pin 5),  $C_{IN}$  must be charged faster than  $C_B$ . The equivalent charge time constant of  $C_{IN}$  is:

$$\tau_{IN}$$
 = (Rin+Rfeed)xC<sub>IN</sub> (s)

Thus we have the relation:

$$\tau_{IN} < \tau_{B}$$
 (s)

Proper respect of this relation allows to minimize the pop noise.

Remark: Minimizing  $C_{IN}$  and  $C_{B}$  benefits both the pop phenomena, and the cost and size of the application.


#### Application : Differential inputs BTL power amplifier.

The schematic on figure 98, shows how to design the TS419/21 to work in a differential input mode.

The gain of the amplifier is: 
$$G_{VDIFF} = 2 \frac{R_2}{R_1}$$

In order to reach optimal performances of the differential function,  $R_1$  and  $R_2$  should be matched at 1% max.

Fig. 98 : Differential Input Amplifier Configuration



Input capacitance C can be calculated by the following formula using the -3dB lower frequency required. (F<sub>L</sub> is the lower frequency required)

$$C \approx \frac{1}{2\pi\,R_1\,F_L}\,(F)$$

Note: This formula is true only if:

$$F_{CB} = \frac{1}{942000 \times C_B} (Hz)$$

is ten times lower than  $F_L$ .

The following bill of material is an example of a differential amplifier with a gain of 2 and a -3dB lower cuttoff frequency of about 80Hz.


# Components:

Designator	Part Type
R1	20k / 1%
R2	20k / 1%
С	100nF
C <sub>B</sub> =C <sub>S</sub>	1μF
U1	TS419/21

# **PACKAGE MECHANICAL DATA**

# **SO-8 MECHANICAL DATA**


DIM		mm.			inch			
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.		
А	1.35		1.75	0.053		0.069		
A1	0.10		0.25	0.04		0.010		
A2	1.10		1.65	0.043		0.065		
В	0.33		0.51	0.013		0.020		
С	0.19		0.25	0.007		0.010		
D	4.80		5.00	0.189		0.197		
Е	3.80		4.00	0.150		0.157		
е		1.27			0.050			
Н	5.80		6.20	0.228		0.244		
h	0.25		0.50	0.010		0.020		
L	0.40		1.27	0.016		0.050		
k		8° (max.)						
ddd			0.1			0.04		



# PACKAGE MECHANICAL DATA

# miniSO-8 MECHANICAL DATA


DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α			1.1			0.043
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.78	0.86	0.94	0.031	0.031	0.037
b	0.25	0.33	0.40	0.010	0.13	0.013
С	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
E	4.75	4.90	5.05	0.187	0.193	0.199
E1	2.90	3.00	3.10	.0114	0.118	0.122
е		0.65			0.026	
K	0°		6°	0°		6°
L	0.40	0.55	0.70	0.016	0.022	0.028
L1			0.10			0.004



#### PACKAGE MECHANICAL DATA

#### **DFN8 (3x3) MECHANICAL DATA**

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	0.80	0.90	1.00	31.5	35.4	39.4
A1		0.02	0.05		0.8	2.0
A2		0.70			27.6	
А3		0.20			7.9	
b	0.18	0.23	0.30	7.1	9.1	11.8
D		3.00			118.1	
D2	2.23	2.38	2.48	87.8	93.7	97.7
E		3.00			118.1	
E2	1.49	1.64	1.74	58.7	64.6	68.5
е		0.50			19.7	
L	0.30	0.40	0.50	11.8	15.7	19.7



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States http://www.st.com