

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Gate-source voltage	600	V
V _{GS}	Gate- source voltage	±30	V
I _D	Drain current (continuous) at T _C = 25 °C	11	Α
I _D	Drain current (continuous) at T _C = 100 °C	7	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	44	Α
P _{TOT}	Total dissipation at T _C = 25 °C	160	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
T _{stg}	Storage temperature range	-65 to 150	°C
T _j	Operating junction temperature range	-03 (0 150	

^{1.} Pulse width limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Va	Unit		
Symbol	Falallielei	D ² PAK	TO-220	Offic	
R _{thj-case}	Thermal resistance junction-case	0.78			
R _{thj-amb}	b Thermal resistance junction-ambient 62.5		62.5	°C/W	
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	35			

^{1.} When mounted on 1inch² FR-4 board, 2 oz Cu.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T _{jmax})	5.5	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	350	mJ

^{2.} $I_{SD} \le 11~A,~di/dt \le 400~A/\mu s,~V_{DD} \le V_{(BR)DSS},~T_j \le T_{JMAX}.$



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified).

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	600			V
		V _{GS} = 0 V, V _{DS} = 600 V			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_C = 125 ^{\circ}\text{C}^{(1)}$			10	μΑ
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±30 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 5.5 A		0.4	0.45	Ω

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1000	-	pF
C _{oss}	Output capacitance	V_{DS} = 25 V, f = 1 MHz, V_{GS} = 0 V	-	230	-	pF
C _{rss}	Reverse transfer capacitance		-	25	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 V to 480 V, V _{GS} = 0 V	-	100	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.6	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 11 A,	-	30	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	10	-	nC
Q _{gd}	Gate-drain charge	(see Figure 12. Test circuit for gate charge behavior)	-	15	-	nC

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 5.5 \text{ A},$	-	20	-	ns
t _r	Rise time	R_G = 4.7 Ω , V_{GS} = 10 V (see Figure 11. Test circuit for resistive load switching times and Figure 16. Switching time waveform)	-	20	-	ns
t _{r(Voff)}	Off-voltage rise time	$V_{DD} = 480 \text{ V}, I_{D} = 11 \text{ A},$	-	6	-	ns
t _f	Fall time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see	-	11	-	ns
t _c	Cross-over time	Figure 13. Test circuit for inductive load switching and diode recovery times and Figure 16. Switching time waveform)	-	19	-	ns

DS3653 - Rev 7 page 3/21



Table 7. Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		11	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		44	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 11 A	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 11 A, di/dt = 100 A/μs,	-	390		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V	-	3.8		μC
I _{RRM}	Reverse recovery current	(see Figure 13. Test circuit for inductive load switching and diode recovery times)	-	19.5		A
t _{rr}	Reverse recovery time	I _{SD} = 11 A, di/dt = 100 A/μs,	-	570		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _j = 150 °C	-	5.7		μC
I _{RRM}	Reverse recovery current	(see Figure 13. Test circuit for inductive load switching and diode recovery times)	-	20		A


^{1.} Pulse width is limited by safe operating area


^{2.} Pulse test: pulse duration = $300 \mu s$, duty cycle 1.5%





2.1 Electrical characteristics (curves)











DS3653 - Rev 7 page 5/21



Figure 7. Normalized on-resistance vs temperature




Figure 8. Gate charge vs gate-source voltage




Figure 9. Capacitance variations





Figure 10. Source-drain diode forward characteristics



DS3653 - Rev 7 page 6/21



3 Test circuits

Figure 11. Test circuit for resistive load switching times




Figure 12. Test circuit for gate charge behavior




Figure 13. Test circuit for inductive load switching and diode recovery times




Figure 14. Unclamped inductive load test circuit




Figure 15. Unclamped inductive waveform





Figure 16. Switching time waveform



DS3653 - Rev 7 page 7/21



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS3653 - Rev 7 page 8/21



4.1 D²PAK (TO-263) type A package information

Figure 17. D²PAK (TO-263) type A package outline



DS3653 - Rev 7 page 9/21



Table 8. D²PAK (TO-263) type A package mechanical data


Dim.	mm					
Dilli.	Min.	Тур.	Max.			
А	4.40		4.60			
A1	0.03		0.23			
b	0.70		0.93			
b2	1.14		1.70			
С	0.45		0.60			
c2	1.23		1.36			
D	8.95		9.35			
D1	7.50	7.75	8.00			
D2	1.10	1.30	1.50			
E	10.00		10.40			
E1	8.30	8.50	8.70			
E2	6.85	7.05	7.25			
е		2.54				
e1	4.88		5.28			
Н	15.00		15.85			
J1	2.49		2.69			
L	2.29		2.79			
L1	1.27		1.40			
L2	1.30		1.75			
R		0.40				
V2	0°		8°			


DS3653 - Rev 7 page 10/21



4.2 D²PAK packing information

Figure 18. D²PAK tape outline






AM08852v1

DS3653 - Rev 7 page 11/21



Figure 19. D²PAK reel outline



AM06038v1

Table 9. D2PAK tape and reel mechanical data


Таре		Reel			
Dim.	n	nm	Dim.	mr	n
Dilli.	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	А		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base qu	uantity	1000
P2	1.9	2.1	Bulk qu	uantity	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

DS3653 - Rev 7 page 12/21



4.3 D²PAK (TO-263) type B package information

Figure 20. D²PAK (TO-263) type B package outline



0079457_25_B



Table 10. D²PAK (TO-263) type B mechanical data

Dim	mm		
Dim.	Min.	Тур.	Max.
A	4.36		4.56
A1	0		0.25
b	0.70		0.90
b1	0.51		0.89
b2	1.17		1.37
b3	1.36		1.46
С	0.38		0.694
c1	0.38		0.534
c2	1.19		1.34
D	8.60		9.00
D1	6.90		7.50
Е	10.15		10.55
E1	8.10		8.70
е		2.54 BSC	
Н	15.00		15.60
L	1.90		2.50
L1			1.65
L2			1.78
L3		0.25	
L4	4.78		5.28

DS3653 - Rev 7 page 14/21







Figure 21. D²PAK (TO-263) recommended footprint (dimensions are in mm)

Footprint

4.4 D²PAK type B packing information


Figure 22. D²PAK type B tape outline



DS3653 - Rev 7 page 15/21



Figure 23. D²PAK type B reel outline



AM06038v1

Table 11. D²PAK type B reel mechanical data


Dim.	mm		
Dilli.	Min.	Max.	
Α		330	
В	1.5		
С	12.8	13.2	
D	20.2		
G	24.4	26.4	
N	100		
Т		30.4	


DS3653 - Rev 7 page 16/21



4.5 TO-220 type A package information

Figure 24. TO-220 type A package outline





0015988_typeA_Rev_21



Table 12. TO-220 type A package mechanical data

Dim.	mm				
DIM.	Min.	Тур.	Max.		
А	4.40		4.60		
b	0.61		0.88		
b1	1.14		1.55		
С	0.48		0.70		
D	15.25		15.75		
D1		1.27			
E	10.00		10.40		
е	2.40		2.70		
e1	4.95		5.15		
F	1.23		1.32		
H1	6.20		6.60		
J1	2.40		2.72		
L	13.00		14.00		
L1	3.50		3.93		
L20		16.40			
L30		28.90			
øΡ	3.75		3.85		
Q	2.65		2.95		

DS3653 - Rev 7 page 18/21



Revision history

Table 13. Document revision history

Date	Version	Changes
09-Sep-2004	1	First release
10-Jun-2005	2	Typing error, wrong description
26-Jul-2006	3	The document has been reformatted, no content change
31-Aug-2006	4	Typo mistake on order code
21-Dec-2006	5	Various changes on "Test conditions" for Table 5. and Table 6.
12-Jan-2007	6	Order code has been corrected
	7	The part numbers STB11NM60-1 and STP11NM60FP have been moved to a separate datasheet and the document has been updated accordingly.
01-Oct-2018		Modified Table 1. Absolute maximum ratings, Table 2. Thermal data and Table 5. Dynamic.
		Modified Section 2.1 Electrical characteristics (curves).
		Updated Section 4 Package information.
		Minor text changes.





Contents

1	Elec	trical ratings	2		
2	Electrical characteristics				
	2.1	Electrical characteristics (curves)	5		
3	Test	est circuits			
4	Pac	Package information			
	4.1	D²PAK (TO-263) type A package information	8		
	4.2	D²PAK packing information	10		
	4.3	D²PAK (TO-263) type B package information	12		
	4.4	D²PAK type B packing information	15		
	4.5	TO-220 type A package information	16		
Rev	Revision history				



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS3653 - Rev 7 page 21/21