# **Specifications**Maximum Rating at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage 1	V <sub>CC</sub> max	No signal	52	V
Maximum supply voltage 2	V <sub>DD</sub> max	No signal	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub> max	Logic input pins	-0.3 to +7.0	V
Output current	I <sub>OH</sub> max	V <sub>DD</sub> = 5 V, CLOCK ≥ 200 Hz	4.0	Α
Repeated avalanche capacity	Ear max		36	mJ
Allowable power dissipation	Pd max	With an arbitrarily large heat sink. Per MOSFET	8.5	W
Operating substrate temperature	Tc max		105	°C
Junction temperature	Tj max		150	°C
Storage temperature	Tstg		-40 to +125	°C

### Allowable Operating Ranges at $Ta = 25^{\circ}C$


Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage 1	V <sub>CC</sub>	With signals applied	10 to 42	V
Maximum supply voltage 2	$V_{DD}$	With signals applied	5.0 ± 5%	V
Input voltage	V <sub>IH</sub>		0 to V <sub>DD</sub>	V
Phase current 1	I <sub>OH</sub> 1	Tc = 105°C, CLOCK ≥ 200 Hz	2.4	Α
Phase current 2	e current 2		3.0	А
Clock frequency	f <sub>CL</sub>	Minimum pulse width: 20 μs	0 to 25	kHz
Phase driver withstand voltage	V <sub>DSS</sub>	I <sub>D</sub> = 1 mA (Tc = 25°C)	100 min	V

# Electrical Characteristics at $Ta=25^{\circ}C,\,V_{CC}=24~V,\,V_{DD}=5~V$


Parameter	Cumbal	Conditions	Ratings			Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
V <sub>DD</sub> supply current	Icco	CLOCK = GND		2.6	6	mA
Output current	I <sub>oave</sub>	With R/L = 3 $\Omega$ /3.8 mH in each phase Vref = 0.176 V	0.56	0.62	0.69	А
FET diode forward voltage	Vdf	If = 1 A (R <sub>L</sub> = 23 Ω)		1.1	1.7	V
Output saturation voltage	Vsat	$R_L = 23 \Omega$		0.40	0.56	V
High-level input voltage	V <sub>IH</sub>	Pins 6 to 9 (4 pins)	4.0			V
Low-level input voltage	V <sub>IL</sub>	Pins 6 to 9 (4 pins)			1.0	V
Input current	I <sub>IL</sub>	With pins 6 to 9 at the ground level. Pull-up resistance: $40 \text{ k}\Omega$ (typical)	62	125	250	μA
Vref input voltage	VrH	Pin 12	0		3.5	V
Vref input bias current	I <sub>IB</sub>	With pin 12 at 1 V		50	500	nA

Note: A fixed-voltage power supply must be used.


## Internal Equivalent Circuit Block Diagram



#### **Sample Application Circuit**



- To minimize noise in the 5-V system, locate the ground side of capacitor CO2 in the above circuit as close as possible to pin 1 of the IC.
- Insert resistor RO3 (47 to  $100 \Omega$ ) so that the discharge energy from capacitor CO4 is not directly applied to the CMOS IC in this hybrid device. If the diode D1 has Vf characteristics with Vf less than or equal to 0.6 V (when If = 0.1 A), this will be smaller than the CMOS IC input pin diode Vf. If this is the case RO3 may be replaced with a short without problem.
- Standard or HC type input levels are used for the pin 7, 8, and 9 inputs.
- If open-collector type circuits are used for the pin 7, 8, and 9 inputs, these circuit will be in the high-impedance state for high level inputs. As a result, chopping circuit noise may cause the input circuits to operate incorrectly. To prevent incorrect operation due to such noise, capacitors with values between 470 and 1000 pF must be connected between pins 7 and 11, 8 and 11, and 9 and 11. (A capacitor with a value between 470 and 1000 pF must be connected between pins 6 and 11 as well if an open-collector output IC is used for the RESETB pin (pin 6) input.)
- Taking the input bias current ( $I_{IB}$ ) characteristics into account, the resistor RO1 must not exceed 100 k $\Omega$ .
- The following circuit (for a lowered current of over 0.2 A) is recommended if the application needs to temporarily lower the motor current. Here, a value of close to 100 k $\Omega$  must be used for resistor RO1 to make the transistor output saturation voltage as low as possible.



#### Input Pin Functions (CMOS input levels)

Pin	Pin No.	Function	Input conditions when operating	
CLOCK	9	Reference clock for motor phase current switching	Operates on the rising edge of the signal	
MODE	8	Excitation mode selection	Low: 2-phase excitation High: 1-2 phase excitation	
CWB	7	Motor direction switching	Low: CW (forward) High: CCW (reverse)	
RESETB	6	System reset and A, AB, B, and BB outputs cutoff.  Applications must apply a reset signal for at least 20 µs when power is first applied.	A reset is applied by a low level	

- A simple reset function is formed from D1, CO4, and RO3 in this application circuit. With the CLOCK input held low, when the 5-V supply voltage is brought up a reset is applied if the motor output phases A and BB are driven. If the 5-V supply voltage rise time is slow (over 50 ms), the motor output phases A and BB may not be driven. Increase the value of the capacitor CO4 and check circuit operation again.
- See the timing chart for the specific details on circuit operation.

#### **Usage Notes**

• 5-V system input pins

[RESETB and CLOCK (Input signal timing when power is first applied)]

As shown in the timing chart, a RESETB signal input is required by the driver to operate with the timing in which the F1 gate is turned on first. The RESETB signal timing must be set up to have a width of at least  $20 \,\mu s$ , as shown below. The capacitor CO4 and the resistor RO3 in the application circuit form simple reset circuit that uses the RC time

The capacitor CO4 and the resistor RO3 in the application circuit form simple reset circuit that uses the RC time constant rising time. However, when designing the RESETB input based on CMOS levels, the application must have the timing shown in figure 1.




Figure 1 RESETB and CLOCK Signals Input Timing

See the timing chart for details on the CLOCK, MODE, CWB, and other input pins.

[Vref <Motor current peak value setting>]

In the sample application circuit, the peak value of the motor current ( $I_O$ ) is set by RO1, RO2, and  $V_{DD}$  (5 V) as described by the formula below.




Figure 2 Motor Current IO Flowing into the Driver IC

I<sub>OH</sub> = Vref ÷ Rs Here, Rs is hybrid IC internal current detection resistor

 $Vref = (R02 \div (R01 + R02)) \times 5 V$ 

 $STK672-120 : Rs = 0.165 \Omega$ 

• Allowable motor current operating range


The motor current ( $I_O$ ) must be held within the range corresponding to the area under the curve shown in figure 4. For example, if the operating substrate temperature Tc is  $105^{\circ}$ C, then  $I_O$  must be held under  $I_O$  max = 2.4 A, and in hold mode  $I_O$  must be held under  $I_O$  max = 2.0 A.

#### · Thermal design

[Operating range in which a heat sink is not used]

Thermal design that lowers this hybrid IC's operating substrate temperature can be effective in improving end product quality. The size of the heat sink required by this hybrid IC varies with the average power dissipation  $P_D$ . The value of  $P_D$  increases as the output current increases, as shown in figure 5.

Since there are periods when current flows and periods when the current is off during actual motor operation,  $P_D$  cannot be determined from the data presented in figure 5. Therefore, we calculate  $P_D$  assuming that actual motor operation consists of repetitions of the operation shown in figure 3.



**Figure 3 Motor Current Timing** 

T1: Motor rotation operation time

T2: Motor hold operation time

T3: Motor current off time

T2 may be reduced, depending on the application.

T0: Single repeated motor operating cycle

IO1 and IO2: Motor current peak values

Due to the structure of motor windings, the phase current is a positive and negative current with a pulse form.

Note that figure 3 presents the concepts here, and that the on/off duty of the actual signals will differ.

The hybrid IC internal average power dissipation P<sub>D</sub> can be calculated from the following formula.

$$P_D = (T1 \times P1 + T2 \times P2 + T3) \div T0$$
 (I)  
(Here, P1 is the  $P_D$  for IO1 and P2 is the  $P_D$  for IO2)

If the value calculated in formula (I) above is under 1.5 W, then there will be no need to use a heat sink for ambient temperatures Ta up to  $60^{\circ}$ C. See figure 6 for operating substrate temperature rise data when a heat sink is not attached. If a heat sink is to be used, to lower Tc if  $P_D$  increases, use formula (II) and the graph in figure 7 to determine the size of the heat sink.

$$\theta$$
 c - a = (Tc max-Ta) ÷ PD (II)


Tcmax: Maximum operating substrate temperature = 105°C


Ta: The hybrid IC ambient temperature


While formulas (I) and (II) above are adequate for thermal design, note that figure 5 is merely a single example of one operating mode for a single motor. For example, while figure 5 shows a 2-phase excitation motor, if 1-2 phase excitation is used with a 500-Hz clock frequency, the drive will be turned off for 25% of the time and the loss  $P_D$  will be reduced to 75% of that in figure 5.

It is extremely difficult for Sanyo to calculate the internal average power dissipation  $P_D$  for all possible end product conditions. After performing the above rough calculations, always install the hybrid IC in an actual end product and verify that the substrate temperature Tc does not rise above  $105^{\circ}$ C.

### **Timing Chart**







- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 1999. Specifications and information herein are subject to change without notice.