

Absolute Maximum Ratings (Note 1)

Pulse (50 ms) Input Voltage from V _{IN} to V 50 V	Current from V _{REF}
Continuous Input Voltage from V _{IN} to V	
Input to Output Voltage Differential	Storage Temperature Range65°C to 150°C
Current from V _z	Lead Temperature (Soldering, 10s)
Note 1. Exceeding these ratings could cause damage to the device.	

Thermal Data

J Package:

Thermal Resistance-Junction to Case, θ_{JC} 30°C/W Thermal Resistance-Junction to Ambient, θ_{JA} 80°C/W

Note A. Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$. Note B. The above numbers for $\theta_{\text{\tiny JC}}$ are maximums for the limiting thermal resistance of the package in a standard mounting configuration. The $\boldsymbol{\theta}_{JA}$ numbers are meant to be guidelines for the thermal performance of the device/ pc-board system. All of the above assume no ambient airflow.

Recommended Operating Conditions (Note 2)

Input Voltage Range	Reference Current 5 mA
SG1532 5 V to 45 V	Zener Current
Output Current Range 1 mA to 100 mA	Operating Ambient Temperature Range
	SG153255°C to 125°C

Note 2. Range over which the device is functional.

Electrical Characteristics

(Unless otherwise specified, these specifications apply over the operating ambient temperature for SG1532 with -55°C \leq T_A \leq 125°C, V_{IN} = 10 V, V_{ουτ} = 5 V, and I_{ουτ} = 1 mA. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Test Conditions		SG1532	Units		
r al allietei	Tool Conditions	Min.	Тур.	Max.	Units	
Input Voltage Range	T _A = 25°C	4.5		50	V	
	^	4.7		50	V	
Output Voltage Range		2.0		38	V	
Max Output Current	$R_{SC} = 0, V_{OUT} = 0, T_A = 25^{\circ}C$		175	250	mA	
Min (V _{IN} - V _{OUT})	$I_{OUT} = 100 \text{ mA}, T_A = 25^{\circ}\text{C}$		1.7	2.0	V	
Reference Voltage	T _A = 25°C	2.40	2.50	2.60	V	
	, and the second	2.35		2.65	V	
Temperature Stability (Note 4)			0.005	0.015	%/°C	
Ref Short Circuit Current	$V_{RFF} = 0, T_A = 25^{\circ}C$		15	25	mA	
Line Regulation (Note 3)	$8 \text{ V} \leq \text{V}_{IN} \leq 40 \text{ V}$		0.005	0.01	%/V	
	$8 \text{ V} \le V_{IN} \le 20 \text{ V}, I_{OUT} = 25 \text{ mA}$		0.01	0.02	%/V	
Load Regulation (Note 3)	1 mA ≤ I _{OUT} ≤ 25 mA		0.002	0.004	%/mA	
	1 mA ≤ I _{OUT} ≤ 100 mA		0.002	0.005	%/mA	
Current Limit Sense Voltage	$R_{SC} = 100 \Omega, V_{OUT} = 0 V$	0.06	0.08	0.10	V	
Shutdown Voltage Threshold		0.40	0.70	1.0	V	
Shutdown Source Current	V _{out} = high	100	200	300	μΑ	
Zener Voltage	I _{OUT} = 10 mA	6.0	6.4	7.2	V	
Standby Current	$V_{IN} = 40 \text{ V}$		2.5	3.5	mA	
Error Amplifier Offset Voltage			2.0	10	mV	
Error Amplifier Input Bias Current			4.0	15	μΑ	



Electrical Characteristics (Continued)

Parameter	Test Conditions		SG1532	Units		
T di diffictor	rest containing	Min.	Тур.	Max.	Offics	
Open Loop Gain	$T_{\Delta} = 25^{\circ}C$	66	68		dB	
Ripple Rejection	f = 120 Hz, T ₄ = 25°C		66		dB	
Output Noise (Note 4)	10 Hz \leq f \leq 100 kHz, T _A = 25°C		50		$\mu V_{_{RMS}}$	
Long Term Stability (Note 4)	$V_{IN} = 30 \text{ V}, T_{A} = 125^{\circ}\text{C}$		0.3	1.0	%/khr	
Thermal Shutdown (Note 4)			175		°C	

Note 3. Applies for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.

Characteristics Curves




Figure 2. Standby Current




Figure 3. Minimum Input-Output Voltage




Figure 4. Current Limiting




Figure 5. Ripple Rejection

Note 4. These parameters, although guaranteed, are not tested in production.



Characteristics Curves (Continued)




Figure 6. Frequency Response




Figure 7. Transient Response

Application Information




Figure 8. 90% Efficient Linear Regulator

Output Voltage = 5 V Min $(V_{IN}^-V_{OUT}^-)$ at 2 A = 0.4 V Load Reg 0-2 A = 20 mV Max Output Current = 3 A Line Reg 6-30 V = 10 mV

Notes:

- 1. For output voltages above 8 V and load currents which allow PNP base current to be limited to 25 mA, the internal zener may be used, eliminating the need for the two external diodes and the divider on V_{REF} .
- 2. $R_{\rm SC}$ can be eliminated if the 200 mA current limit on $V_{\rm OUT}$ is adequate. Overall current limiting is dependent upon PNP Beta. For greater accuracy, load currrent may be sensed in the ground line.




Figure 9. High Current Regulator with Foldback Current Limiting and Remote Shutdown

Output Voltage = 5 V Max Output Current = 8 A Min $V_{\rm IN}$ at No Load = 6.9 V Min $V_{\rm IN}$ at 5 A = 8.2 V Line Reg 10-30 V = 3 mV Load Reg 0-5 A = 17 mV Short Circuit Current = 1.8 A

Note:

 * 100 Ω surge limiting resistor should be used for output voltages above 8 V.



Application Information (Continued)




Figure 10. High Efficiency Low Voltage Regulator

Output Voltage = 5 V Max Output Current = 9 A Min V_{IN} at 5 A = 7.0 V Line Reg 7-20 V = 10 mV Load Reg 0-5 A = 25 mV Constant Current Limiting




Figure 11. Basic Low Current Regulator

$$V_{\text{OUT}} = V_{\text{REF}} \left(1 + \frac{R_1}{R_2} \right)$$

$$C_{\text{C}} = 1000 \text{ pF}$$

$$I_{\text{OUT}} \le 100 \text{ mA}$$

$$I_{SC} = \frac{Sense Voltage}{R_{SC}}$$

$$R_3 = \frac{R_1 R_2}{R_1 + R_2}$$

Connection Diagrams and Ordering Information (See Notes Below)

Package	Part Number	Ambient Temperature Range	Connection Diagram	
14-PIN CERAMIC DIP J - PACKAGE	SG1532J-883B SG1532J-DESC SG1532J	-55°C to 125°C -55°C to 125°C -55°C to 125°C	N.C. 1	


Note 1. Contact factory for JAN product availability.

2. All packages are viewed from the top.



Package Outline Dimensions

Controlling dimensions are in inches, metric equivalents are shown for general information.



DIM	MILLIMETERS		INCHES		
DIN	MIN	MAX	MIN	MAX	
Α	-	5.08	-	0.200	
b	0.38	0.51	0.015	0.020	
b2	1.04	1.65	0.045	0.065	
С	0.20	0.38	0.008	0.015	
D	19.30	19.94	0.760	0.785	
Е	5.59	7.11	0.220	0.280	
е	2.54 BSC		0.100 BSC		
eA	7.37	7.87	0.290	0.310	
Н	0.63	1.78	0.025	0.070	
L	3.18	5.08	0.125	0.200	
α	-	15°	-	15°	
Q	0.51	1.02	0.020	0.040	

Note:

Dimensions do not include protrusions; these shall not exceed 0.155 mm (.006") on any side. Lead dimension shall not include solder coverage.

Figure 12 · J 14-Pin Ceramic Dip Package Dimensions



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3.600 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.