High-Performance 8-Bit CMOS Single-Chip Microcontroller

SAB 80C515A / 83C515A-5

Preliminary

SAB 83C515A-5 SAB 80C515A Microcontroller with factory mask-programmable ROM Microcontroller for external ROM


- SAB 80C515A / 83C515A-5, up to 18 MHz operation frequency
- 32 K × 8 ROM (SAB 83C515A-5 only, ROM-Protection available)
- 256 × 8 on-chip RAM
- Additional 1 K × 8 on-chip RAM (XRAM)
- Superset of SAB 80C51 architecture:

 μs instruction cycle time at 12 MHz
 666 ns instruction cycle time at 18 MHz
 256 directly addressable bits
 Boolean processor
 64 Kbyte external data and program memory addressing
- Three 16-bit timer/counters
- Versatile "fail-safe" provisions
- Twelve interrupt vectors, four priority levels selectable
- Genuine 10-bit A/D converter with 8 multiplexed inputs
- Full duplex serial interface with programmable Baudrate-Generator
- Functionally compatible with SAB 80C515
- Extended power saving mode
- Fast Power-On Reset
- Seven ports: 48 I/O lines, 8 input lines
- Two temperature ranges available:
 - 0 to 70 °C (T1) - 40 to 85 °C (T3)
- Plastic packages: P-LCC-68 and P-MQFP-80

The SAB 80C515A/83C515A-5 is a high-end member of the Siemens SAB 8051 microcontroller family. It is designed in Siemens ACMOS technology and based on the SAB 8051 architecture. ACMOS is a technology which combines high-speed and density characteristics with low-power consumption or dissipation.

While maintaining all the SAB 80C515 features and operating characteristics the SAB 80C515A/83C515A-5 contains more on-chip RAM/ROM. Furthermore a new 10-bit A/D-Converter is implemented as well as extended security mechanisms. The SAB 80C515A is identical with the SAB 83C515A-5 except that it lacks the on-chip program memory. The SAB 80C515A / 83C515A-5 is supplied in a 68-pin plastic leaded chip carrier package (P-LCC- 68) and in a 80-pin plastic metric quad flat package (P-MQFP-80).


Versions for extended temperature range – 40 to + $110 \propto C$ are available on request.



Ordering Information

Туре	Ordering Code	Package	Description 8-Bit CMOS microcontroller
SAB 80C515A-N18	Q67120-C0581	P-LCC-68	for external memory, 18 MHz
SAB 83C515A-5N18	Q67120-DXXXX	P-LCC-68	with mask-programmable ROM, 18 MHz
SAB 80C515A-N18-T3	Q67120-C0784	P-LCC-68	for external memory, 18 MHz ext. temperature – 40 to + 85 °C
SAB 83C515A-5N18-T3	Q67120-DXXXX	P-LCC-68	with mask-programmable ROM, 18 MHz ext. temperature – 40 to + 85 °C
SAB 80C515A-M18-T3	Q67120-C0851	P-MQFP-80	for external memory, 18 MHz ext. temperature – 40 to + 85 °C
SAB 83C515A-5M18-T3	Q67120-DXXXX	P-MQFP-80	with mask-programmable ROM, 18 MHz ext. temperature – 40 to + 85 °C


Notes: Versions for extended temperature range – 40 to + 110 °C on request. The ordering number of ROM types (DXXXX extension) is defined after program release (verification) of the customer.



Logic Symbol


The pin functions of the SAB 80C515A are identical with those of the SAB 80C515 with following exception:

Pin	SAB 80C515A	SAB 80C515
68	HWPD	V _{CC}
1	P0.4/ADST	P4.0
4	PE/SWD	PE



Pin Configuration (P-LCC-68)

SIEMENS



Pin Configuration

(P-MQFP-80)

Pin Definitions and Functions

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
P4.0-P4.7	1-3, 5-9	72-74, 76-80	I/O	 Port 4 is an 8-bit bidirectional I/O port with internal pull-up resistors. Port 4 pins that have 1's written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current (<i>I</i>_{IL}, in the DC characteristics) because of the internal pull-up resistors. P4 also contains the external A/D converter control pin. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary function assigned to port 6: ADST(P4.0): external A/D converter start pin
PE/SWD	4	75	1	Power saving mode enable/Start Watch- dog Timer A low level on this pin allows the software to enter the power down, idle and slow down mode. In case the low level is also seen during reset, the watchdog timer function is off on de- fault. Use of the software controlled power saving modes is blocked, when this pin is held on high level. A high level during reset performs an automatic start of the watchdog timer im- mediately after reset. When left unconnected this pin is pulled high by a weak internal pull-up resistor.
RESET	10	1	1	Reset pin A low level on this pin for the duration of two machine cycles while the oscillator is running resets the SAB 80C515A. A small internal pullup resistor permits power-on reset using only a capacitor connected to V_{SS}
V _{AREF1}	11	3		Reference voltage for the A/D converter
V _{AGND}	12	4		Reference ground for the A/D converter

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function	
P6.7-P6.0	13-20	5-12	1	D converter. Po input, if voltage the specification	irectional input port to the A/ rt pins can be used for digital e levels simultaneously meet is high/low input voltages, and ltiplexed analog inputs.
P3.0-P3.7	21-28	15-22	I/O	pullup resistors. written to them a pullup resistors, as inputs. As inp externally pulled the DC characte pullup resistors. interrupt, timer, memory strobe options. The out secondary funct one (1) for that f secondary funct of port 3, as follo	serial port's receiver data
				– T×D (P3.1):	input (asynchronous) or data input/output (synchronous) serial port's transmitter data
					output (asynchronous) or clock output (synchronous)
				– <u>INT0</u> (P3.2):	interrupt 0 input/timer 0 gate control input
				– INT1(P3.3):	interrupt 1 input/timer 1 gate control input
				– T0 (P3.4):	counter 0 input
				– T1 (P3.5):	counter 1 input
				– WR(P3.6):	the write control signal latches the data byte from port 0 into the external data memory
_				– RD(P3.7):	the read control signal enables the external data memory to port 0

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function	
P1.7 - P1.0	29-36	24-31	I/O	pullup resistors. Port written to them are pu pullup resistors, and i as inputs. As inputs, externally pulled low the DC characteristics pullup resistors. The order address byte di verification. Port 1 als timer, clock, capture are used by various of corresponding to a se be programmed to a c	ulled high by the internal n that state can be used port 1 pins being will source current (I_{\parallel} in s) because of the internal port is used for the low- uring program so contains the interrupt, and compare pins that options. The output latch econdary function must one (1) for that function to n used for the compare adary functions are
				– INT3/CC0 (P1.0):	interrupt 3 input / compare 0 output / capture 0 input
				– INT4/CC1 (P1.1):	interrupt 4 input / compare 1 output / capture 1 input
				– INT5/CC2 (P1.2):	interrupt 5 input / compare 2 output / capture 2 input
				– INT6/CC3 (P1.3):	interrupt 6 input / compare 3 output / capture 3 input
				– INT2(P1.4):	interrupt 2 input
				– T2EX (P1.5):	timer 2 external reloadtrigger input
				– CLKOUT (P1.6):	system clock output
				– T2 (P1.7):	counter 2 input
XTAL2	39	36	-		oscillator amplifier and lock generator circuits.

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
XTAL1	40	37	-	XTAL1 Output of the inverting oscillator amplifier. To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is left unconnected. There are no require- ments on the duty cycle of the external clock signal, since the input to the internal clok- king circuitry is divided down by a divide-by- two flip-flop. Minimum and maximum high and low times and rise/fall times specified in the AC characteristics must be taken into account.
P2.0-P2.7	41-48	38-45	Ι/Ο	Port 2 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 2 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current (<i>I</i> _{IL} , in the DC characteristics) because of the internal pullup resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX@DPTR). In this application it uses strong internal pullup resistors when issuing 1's. During accesses to external data memory that use 8-bit addresses (MOVX@Ri), port 2 issues the contents of the P2 special function register.
PSEN	49	47	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. The signal remains high during internal program execution.
ALE	50	48	0	The Address Latch enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periods, except during an external data memory access.

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
ĒĀ	51	49	1	External Access Enable When held high, the SAB 80C515A executes instructions from the internal ROM as long as the PC is less than 32768. When held low, the SAB 80C515A fetches all instructions from external program memory. For the SAB 80C515A this pin must be tied low.
P0.0-P0.7	52-59	52-59	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high- impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pullup resistors when issuing 1's. Port 0 also outputs the code bytes during program verification in the SAB 80C515A. External pullup resistors are required during program verification.
P5.7-P5.0	60-67	60-67	I/O	Port 5 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 5 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 5 pins being externally pulled low will source current ($I_{\rm IL}$ in the DC characteristics) because of the internal pullup resistors.
HWPD	68	69	1	Hardware Power Down A low level on this pin for the duration of one machine cycle while the oscillator is running resets the SAB 80C515A. A low level for a longer period will force the part to Power Down Mode with the pins float- ing. (see table 5)
V _{CC}	37	32, 33	-	Supply voltage during normal, idle, and power-down operation.
V _{SS}	38	34, 35	-	Ground (0 V)
N.C.	-	2, 13, 14, 23, 46, 50, 51, 68, 70, 71	_	Not connected These pins of the P-MQFP-80 package must not be connected.




Figure 1 Block Diagram

Functional Description

The SAB 80C515A is based on 8051 architecture. It is a fully compatible member of the Siemens SAB 8051/80C51 microcontroller family being an significantly enhanced SAB 80C515. The SAB 80C515A is therefore code compatible with the SAB 80C515.

Having an 8-bit CPU with extensive facilities for bit-handling and binary BCD arithmetics the SAB 80C515A is optimized for control applications. With a 18 MHz crystal, 58 % of the instructions are executed in 666.67 ns.

While maintaining all architectural and operational characteristics of the SAB 80C515 the SAB 80C515A incorporates more on-chip RAM. A new 10-bit A/D-Converter is implemented as well as an oscillator watchdog unit. Also the maximum operating frequency of 18 MHz is higher than at the SAB 80C515.

With exception of the ROM sizes both parts are identical. Therefore the therm SAB 80C515A refers to both versions within this specification unless otherwise noted.

Memory Organisation

According to the SAB 8051 architecture, the SAB 80C515A has separate address spaces for program and data memory. Figure 2 illustrates the mapping of address spaces.




Figure 2 Memory Map

Program Memory ('Code Space')

The SAB 83C515A-5 has 32 Kbyte of on-chip ROM, while the SAB 80C515A has no internal ROM. The program memory can externally be expanded up to 64 Kbyte. Pin \overline{EA} determines whether program fetches below address 8000_{H} are done from internal or external memory.

As a new feature the SAB 83C515A-5 offers the possibility of protecting the internal ROM against unauthorized access. This protection is implemented in the ROM-Mask. Therefore, the decision ROM-Protection 'yes' or 'no' has to be made when delivering the ROM-Code. Once enabled, there is no way of disabling the ROM-Protection.

Effect: The access to internal ROM done by an externally fetched MOVC instruction is disabled. Nevertheless, an access from internal ROM to external ROM is possible.

To verify the read protected ROM-Code a special ROM-Verify-Mode is implemented. This mode also can be used to verify unprotected internal ROM.

ROM -Protection	ROM-Verification Mode (see 'AC Characteristics')	Restrictions
no	ROM-Verification Mode 1 (standard 8051 Verification Mode) ROM-Verification Mode 2	_
yes	ROM-Verification Mode 2	 standard 8051 Verification Mode is disabled externally applied MOVC accessing internal ROM is disabled



Data Memory ('Data Space')

The data memory space consists of an internal and an external memory space. The SAB 80C515A contains another 1 Kbyte on On-Chip RAM additional to the 256-bytes internal RAM of the base type SAB 80C515. This RAM is called XRAM ('extended RAM') in this document.

External Data Memory

Up to 64 Kbyte external data memory can be addressed by instructions that use 8-bit or 16-bit indirect addressing. For 8-bit addressing MOVX instructions in combination with registers R0 and R1 can be used. A 16-bit external memory addressing is supported by a 16-bit datapointer. Registers XPAGE and SYSCON are controlling whether data fetches at addresses F800_H to FBFF_H are done from internal XRAM or from external data memory.

Internal Data Memory

The internal data memory is divided into four physically distinct blocks:

- the lower 128 bytes of RAM including four register banks containing eight registers each
- the upper 128 byte of RAM
- the 128 byte special function register area.
- a 1 K \times 8 area which is accessed like external RAM (MOVX-instructions), implemented on chip at the address range from F800_H to FBFF_H. Special Function Register SYSCON controls whether data is read from or written to XRAM or external RAM.

A map of the internal data memory is shown in figure 2. The overlapping address spaces of the standard internal data memory (256 byte) are accessed by different addressing modes (see User's Manual SAB 80C515). The stack can be located anywhere in the internal data memory.

Architecture of the XRAM

The contents of the XRAM is not affected by a reset or HW Power Down. After power-up the contents is undefined, while it remains unchanged during and after a reset or HW Power Down if the power supply is not turned off.

The additional On-Chip RAM is logically located in the "external data memory" range at the upper end of the 64 Kbyte address range $(F800_H-FBFF_H)$. Nevertheless when XRAM is enabled the address range $F800_H$ to $FFFF_H$ is occupied. This is done to assure software compatibility to SAB 80C517A. It is possible to enable and disable (only by reset) the XRAM. If it is disabled the device shows the same behaviour as the parts without XRAM, i.e. all MOVX accesses use the external bus to physically external data memory.

Accesses to XRAM

Because the XRAM is used in the same way as external data memory the same instruction types must be used for accessing the XRAM.

Note: If a reset occurs during a write operation to XRAM, the effect on XRAM depends on the cycle which the reset is detected at (MOVX is a 2-cycle instruction):

Reset detection at cycle 1: The new value will not be written to XRAM. The old value is not affected.

Reset detection at cycle 2: The old value in XRAM is overwritten by the new value.

Accesses to XRAM using the DPTR

There are a Read and a Write instruction from and to XRAM which use one of the 16-bit DPTR for indirect addressing. The instructions are:

MOVX A, @DPTR (Read)

MOVX @DPTR, A (Write)

Normally the use of these instructions would use a physically external memory. However, in the SAB 80C515A the XRAM is accessed if it is enabled and if the DPTR points to the XRAM address space (DPTR \geq F800_H).

Accesses to XRAM using the Registers R0/R1

The 8051 architecture provides also instructions for accesses to external data memory range which use only an 8-bit address (indirect addressing with registers R0 or R1). The instructions are:

MOVX A, @Ri (Read)

MOVX @Ri, A (Write)

In application systems, either a real 8-bit bus (with 8-bit address) is used or Port 2 serves as page register which selects pages of 256-byte. However, the distinction, whether Port 2 is used as general purpose I/O or as "page address" is made by the external system design. From the device's point of view it cannot be decided whether the Port 2 data is used externally as address or as I/O data!

Hence, a special page register is implemented into the SAB 80C515A to provide the possibility of accessing the XRAM also with the MOVX @Ri instructions, i.e. XPAGE serves the same function for the XRAM as Port 2 for external data memory.

Special Function Register XPAGE

Addr. 91 _H XPAGE

The reset value of XPAGE is 00_{H} . XPAGE can be set and read by software.

The register XPAGE provides the upper address byte for accesses to XRAM with MOVX @Ri instructions. If the address formed from XPAGE and Ri is less than the XRAM address range, then an external access is performed. For the SAB 80C515A the contents of XPAGE must be greater or equal than F8_H in order to use the XRAM. Of course, the XRAM must be enabled if it shall be used with MOVX @Ri instructions.

Thus, the register XPAGE is used for addressing of the XRAM; additionally its contents are used for generating the internal XRAM select. If the contents of XPAGE is less than the XRAM address range then an external bus access is performed where the upper address byte is provided by P2 and not by XPAGE!

Therefore, the software has to distinguish two cases, if the MOVX @Ri instructions with paging shall be used:

a) Access to XRAM:	The upper address byte must be written to XPAGE or P2; both writes selects the XRAM address range.
b) Access to external memory:	The upper address byte must be written to P2; XPAGE will be loaded with the same address in order to deselect the XRAM.

Control of XRAM in the SAB 80C515A

There are two control bits in register SYSCON which control the use and the bus operation during accesses to the additional On-Chip RAM (XRAM).

Special Function Register SYSCON

Addr. 0B1 _H XMAP1 XMAP0 SYSCO	N
--	---

Bit	Function	
XMAP0	 Global enable/disable bit for XRAM memory. XMAP0 =0: The access to XRAM (= On-Chip XDATA memory) is enabled. XMAP0 = 1: The access to XRAM is disabled. All MOVX accesses are performed by the external bus (reset state). 	
XMAP1	 Control bit for / RD/WR signals during accesses to XRAM; this bit has no effect if XRAM is disabled (XMAP0 = 1) or if addresses exceeding the XRAM address range are used for MOVX accesses. XMAP1 = 0: The signals RD and WR are not activated during accesses to XRAM. XMAP1 = 1: The signals RD and WR are activated during accesses to XRAM. 	

Reset value of SYSCON is XXXX XX01B.

The control bit XMAP0 is a global enable/disable bit for the additional On-Chip RAM (XRAM). If this bit is set, the XRAM is disabled, all MOVX accesses use external memory via the external bus. In this case the SAB 80C515A does not use the additional On-Chip RAM and is compatible with the types without XRAM.

XMAP0 is hardware protected by an unsymmetric latch. An unintentional disabling of XRAM could be dangerous since indeterminate values would be read from external bus. To avoid this the XMAP-bit is forced to '1' only by reset. Additionally, during reset an internal capacitor is loaded. So after reset state XRAM is disabled. Because of the load time of the capacitor XMAP0-bit once written to '0' (that is, discharging capacitor) cannot be set to '1' again by software. On the other hand any distortion (software hang up, noise, ...) is not able to load this capacitor, too. That is, the stable status is XRAM enabled. The only way to disable XRAM after it was enabled is a reset.

The clear instruction for XMAP0 should be integrated in the program initialization routine before XRAM is used. In extremely noisy systems the user may have redundant clear instructions.

The control bit XMAP1 is relevant only if the XRAM is accessed. In this case the external \overline{RD} and \overline{WR} signals at P3.6 and P3.7 are not activated during the access, if XMAP1 is cleared. For debug purposes it might be useful to have these signals and the addresses at Ports 0.2 available. This is performed if XMAP1 is set.

The behaviour of Port 0 and P2 during a MOVX access depends on the control bits in register SYSCON and on the state of pin \overline{EA} . The table 1 lists the various operating conditions. It shows the following characteristics:

- a) Use of P0 and P2 pins during the MOVX access.
 - Bus: The pins work as external address/data bus. If (internal) XRAM is accessed, the data written to the XRAM can be seen on the bus in debug mode.
 - I/0: The pins work as Input/Output lines under control of their latch.
- b) Activation of the \overline{RD} and \overline{WR} pin during the access.

c) Use of internal or external XDATA memory.

The shaded areas describe the standard operation as each 80C51 device without on-chip XRAM behaves.

<u>ea</u> = 1	XMAP1, XMAP0	10 X1	a) P0/P2→Bus a) P0/P2→Bus b) RD/WR active b) RD/WR active c) ext. memory is c) ext. memory is used used	a) P0/P2→BUS a) P0/P2→Bus (WR -Data only) b) RD/WR active b) RD/WR active c) ext. memory is c) XRAM is used used	a) P0-→Bus a) P0-→Bus P2-→I/0 P2-→I/0 b) RD/WR active b) RD/WR active c) ext. memory is c) ext. memory is used used	a) P0→BUS a) P0→BUS (WR -Data only) P2→I/0 P2→I/0 b) RD/WR active b) RD/WR active c) ext. memory is
	X	00	a) P0/P2→Bus a) P b) <u>RD/WR</u> active b) F c) ext. memory is c) e used u	a) P0/P2→I/0 a) P b) <u>RD/WR</u> inactive ^{(WR} c) XRAM is used b) F c) X	a) P0→Bus a) P P2→I/0 P2- b) RD/WR active b) F c) ext. memory is c) e u u	a) P0/P2→I/0 a) P b) <u>RD/WR</u> inactive ^{(WR} c) XRAM is used b) F b) F
		X1	a) P0/P2→Bus b) <u>RD/WR</u> active c) ext. memory is used	a) P0/P2→Bus b) <u>RD/WR</u> active c) ext. memory is used	a) P0-→Bus P2-→I/0 b) <u>RD/WR</u> active c) ext. memory is used	a) P0→Bus P2→I/0 b) <u>RD/WR</u> active c) ext. memory is used
<u>EA</u> = 0	XMAP1, XMAP0	10	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→BUS (^{WR} -Data only) b) RD/WR active c) XRAM is used	a) P0-→Bus P2-→I/0 b) RD/WR active c) ext. memory is used	a) P0/P2→BUS (WR -Data only) P2→I/0 b) RD/WR active c) XRAM is used
		00	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→BUS (WR -Data only) b) RD/WR inactive c) XRAM is used	a) P0-→Bus P2-→I/0 b) RD/WR active c) ext. memory is used	a) P0/P2→BUS (WR -Data only) P2→I/0 b) RD/WR inactive c) XRAM is used
			DPTR < XRAM address range	DPTR ≥ XRAM address range	XPAGE < XRAM addr. page range	XPAGE ≥ XRAM addr. page range
	MOVX @DPTR		MOVX @Ri	1		

modes compatible to 8051 - family

Semiconductor Group

Table 1: Behaviour of P0/P2 and RD/WR during MOVX accesses



Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The special function registers include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripherals. There are also 128 directly addressable bits within the SFR area. All special function registers are listed in table 2 and table 3.

In table 2 they are organized in numeric order of their addresses. In table 3 they are organized in groups which refer to the functional blocks of the SAB 80C515A.

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 _H	P0 ¹⁾	0FF _H	98 _H	SOCON ¹⁾	00 _H
81 _H	SP	07 _H	99 _H	SBUF	XX _H ²⁾
82 _H	DPL	00 _H	9A _H	reserved	XX _H ²⁾
83 _H	DPH	00 _H	9B _H	reserved	XX _H ²⁾
84 _H	(WDTL)		9C _H	reserved	XX _H ²⁾
85 _H	(WDTH)		9D _H	reserved	XX _H ²⁾
86 _H	WDTREL	00 _H	9E _H	reserved	XX _H ²⁾
87 _H	PCON	00 _H	9F _H	reserved	XX _H ²⁾
88 _H	TCON 1)	00 _H	A0 _H	P2 ¹⁾	0FF _H
89 _H	TMOD	00 _H	A1 _H	reserved	XX _H ²⁾
8A _H	TL0	00 _H	A2 _H	reserved	XX _H ²⁾
8B _H	TL1	00 _H	A3 _H	reserved	XX _H ²⁾
8C _H	TH0	00 _H	A4 _H	reserved	XX _H ²⁾
8D _H	TH1	00 _H	A5 _H	reserved	XX _H ²⁾
8E _H	reserved	XX _H ²⁾	A6 _H	reserved	XX _H ²⁾
8F _H	reserved	XX _H ²⁾	A7 _H	reserved	XX _H ²
90 _H	P1 ¹⁾	0FF _H	A8 _H	IENO 1)	00 _H
91 _H	XPAGE	XX _H ²⁾	A9 _H	IP0	00 _H
92 _H	reserved	XX _H ²⁾	AA _H	SRELL	0D9 _H
93 _H	reserved	XX _H ²⁾	AB _H	reserved	XX _H ²⁾
94 _H	reserved	XX _H ²⁾	ACH	reserved	XX _H ²⁾
95 _H	reserved	XX _H ²⁾	AD _H	reserved	XX _H ²⁾
96 _H	reserved	XX _H ²⁾	AEH	reserved	XX _H ²⁾
97 _H	reserved	XX _H ²⁾	AF _H	reserved	XX _H ²⁾

Table 2Special Function Register

¹⁾ Bit-addressable special function registers

²⁾ X means that the value is indeterminate and the location is reserved

Address	Register	Contents after Reset	Address	Register	Contents after Reset
В0_Н В1 _Н В2 _Н В3 _Н В4 _Н В5 _Н В6 _Н В7 _Н	P3 ¹⁾ SYSCON reserved reserved reserved reserved reserved reserved	$\begin{array}{c} \textbf{OFF}_{H} \\ XXXX XX01_{B}{}^{2)} \\ XX_{H}{}^{2)} \\ XX_{H}{}^{2)} \\ XX_{H}{}^{2)} \\ XX_{H}{}^{2)} \\ XX_{H}{}^{2)} \\ XX_{H}{}^{2)} \\ XX_{H}{}^{2} \end{array}$	$\begin{array}{c} {\bf D0}_{{\bf H}} \\ {\bf D1}_{{\bf H}} \\ {\bf D2}_{{\bf H}} \\ {\bf D3}_{{\bf H}} \\ {\bf D4}_{{\bf H}} \\ {\bf D5}_{{\bf H}} \\ {\bf D6}_{{\bf H}} \\ {\bf D7}_{{\bf H}} \end{array}$	PSW ¹⁾ reserved reserved reserved reserved reserved reserved	$\begin{array}{c} \textbf{00}_{H} \\ XX_{H}^{2)} \end{array}$
B8 _H B9 _H BA _H BB _H BC _H BD _H BE _H BF _H	EN1 ¹⁾ IP1 SRELH reserved reserved reserved reserved reserved	$\begin{array}{c} \textbf{00}_{H} \\ \textbf{XX00 0000}_{B}{}^{2)} \\ \textbf{XXXX XX11}_{B}{}^{2)} \\ \textbf{XX}_{H}{}^{2)} \\ \textbf{XX}_{H}{}^{2)} \\ \textbf{XX}_{H}{}^{2)} \\ \textbf{XX}_{H}{}^{2} \\ \textbf{XX}_{H}{}^{2} \\ \textbf{XX}_{H}{}^{2} \end{array}$	$\begin{array}{c} \textbf{D8}_{\textbf{H}} \\ \textbf{D9}_{\textbf{H}} \\ \textbf{DA}_{\textbf{H}} \\ \textbf{DB}_{\textbf{H}} \\ \textbf{DV}_{\textbf{H}} \\ \textbf{DD}_{\textbf{H}} \\ \textbf{DE}_{\textbf{H}} \\ \textbf{DF}_{\textbf{H}} \end{array}$	ADCON0 ¹⁾ ADDATH ADDATL P6 ADCVON1 reserved reserved reserved	$\begin{array}{c} \textbf{00}_{H} \\ \textbf{00}_{H} \\ \textbf{00}_{H} \\ \textbf{XX}_{H}^{2)} \\ \textbf{XXXX 0000}_{B} \\ \textbf{XX}_{H}^{2)} \\ \textbf{XX}_{H}^{2)} \\ \textbf{XX}_{H}^{2)} \\ \textbf{XX}_{H}^{2)} \end{array}$
С0 _Н С1 _Н С2 _Н С3 _Н С4 _Н С5 _Н С6 _Н С7 _Н	IRCON ¹⁾ CCEN CCL1 CCH1 CCL2 CCH2 CCL3 CCH3	00 _H 00 _H 00 _H 00 _H 00 _H 00 _H 00 _H	$ \begin{array}{l} E0_{H} \\ E1_{H} \\ E2_{H} \\ E3_{H} \\ E4_{H} \\ E5_{H} \\ E6_{H} \\ E7_{H} \\ \end{array} $	ACC ¹⁾ reserved reserved reserved reserved reserved reserved	$\begin{array}{c} \textbf{00}_{H} \\ XX_{H}^{2)} \end{array}$
C8 _H C9 _H CA _H CB _H CC _H CD _H CE _H CF _H	T2CON ¹⁾ reserved CRCL CRCH TL2 TH2 reserved reserved	$\begin{array}{c} 00_{H} \\ XX_{H}^{2)} \\ 00_{H} \\ 00_{H} \\ 00_{H} \\ 00_{H} \\ XX_{H}^{2)} \\ XX_{H}^{2} \end{array}$	$\begin{array}{c} \textbf{E8}_{\textbf{H}} \\ \textbf{E9}_{\textbf{H}} \\ \textbf{EA}_{\textbf{H}} \\ \textbf{EB}_{\textbf{H}} \\ \textbf{EC}_{\textbf{H}} \\ \textbf{ED}_{\textbf{H}} \\ \textbf{ED}_{\textbf{H}} \\ \textbf{EF}_{\textbf{H}} \end{array}$	P4 ¹⁾ reserved reserved reserved reserved reserved reserved	$\begin{array}{c} \textbf{OFF}_{H} \\ XX_{H}^{2)} \end{array}$

Table 2:	Special	Function	Register	(cont'd)
----------	---------	----------	----------	----------

¹⁾ Bit-addressable special function registers

²⁾ X means that the value is indeterminate and the location is reserved

Address	Register	Contents after Reset	Address	Register	Contents after Reset
F0 _H	B ¹⁾	00 _H	F8 _H	P5 ¹⁾	00F _H
F1 _H	reserved	XX _H ²⁾	F9 _H	reserved	XX _H ²⁾
F2 _H	reserved	XX _H ²⁾	FA _H	reserved	XX _H ²⁾
F3 _H	reserved	XX _H ²⁾	FB _H		
F4 _H	reserved	XX _H ²⁾	FCH		
F5 _H	reserved	XX _H ²⁾	FD _H		
F6 _H	reserved	XX _H ²⁾	FEH		
F7 _H	reserved	XX _H ²	FFH		

Table 2: Special Function Register (cont'd)

¹⁾ Bit-addressable special function registers

 $^{\rm 2)}$ X means that the value is indeterminate and the location is reserved

Table 3Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	0E0_H ¹⁾ 0F0_H ¹⁾ 83 _H 82 _H 0D0_H ¹⁾ 81 _H	00 _H 00 _H 00 _H 00 _H 00 _H 07 _H
A/D- Converter	ADCON0 ADCON1 ADDATH ADDATL	A/D Converter Control Register 0 A/D Converter Control Register 1 A/D Converter Data Reg. High Byte A/D Converter Data Reg. Low Byte	0D8_H ¹⁾ 0DC _H 0D9 _H 0DA _H	00 _H 0XXX 0000 _B ³⁾ 00 _H 00 _H
Interrupt System	EN0 IEN1 IP0 IP1 IRCON0 TCON ²⁾ T2CON ²⁾	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Timer Control Register Timer 2 Control Register	0A8_H ¹⁾ 0B8_H ¹⁾ 0A9 _H 0B9 _H 0C0_H ¹⁾ 88_H ¹⁾ 0C8_H	00 _H 00 _H 00 _H XX00 0000 _B 00 _H 00 _H
Compare/ Capture- Unit (CCU)	CCEN CCH1 CCH2 CCH3 CCL1 CCL2 CCL3 CRCH CRCL TH2 TL2 TL2 T2CON	Comp./Capture Enable Reg. Comp./Capture Reg. 1, High Byte Comp./Capture Reg. 2, High Byte Comp./Capture Reg. 3, High Byte Comp./Capture Reg. 1, Low Byte Comp./Capture Reg. 2, Low Byte Comp./Capture Reg. 3, Low Byte Com./Capture Reg. 3, Low Byte Com./Rel./Capt. Reg. High Byte Com./Rel./Capt. Reg. Low Byte Timer 2, High Byte Timer 2, Low Byte Timer 2 Control Register	$0C1_{H}$ $0C3_{H}$ $0C5_{H}$ $0C2_{H}$ $0C4_{H}$ $0C6_{H}$ $0CB_{H}$ $0CA_{H}$ $0CD_{H}$ $0CC_{H}$ $0CC_{H}$	00 _H 00 _H 00 _H 00 _H 00 _H 00 _H 00 _H 00 _H 00 _H 00 _H
XRAM	XPAGE SYSCON	Page Address Register for Exten- ded On Chip RAM XRAM Control Register	91 _H 0B1 _H	00 _H XXXX XX01 _B ³⁾

¹⁾ Bit-addressable special function registers

²⁾ This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

 $^{\rm 3)}$ X means that the value is indeterminate and the location is reserved

Table 3 Special Function Registers - Functional Blocks (cont'd)

SIEMENS

Block	Symbol	Name	Address	Contents after Reset
Ports	P0 P1 P2 P3 P4 P5 P6	Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6, Analog/Digital Input	80 _H ¹⁾ 90 _H ¹⁾ 0A0 _H ¹⁾ 0B0 _H ¹⁾ 0E8 _H ¹⁾ 0F8 _H ¹⁾ 0DB _H	OFF _H OFF _H OFF _H OFF _H OFF _H OFF _H
Pow.Sav.M ode	PCON	Power Control Register	87 _H	00 _H
Serial Channels	ADCON0 ²⁾ PCON ²⁾ SBUF SCON SRELL SRELH	A/D Converter Control Reg. Power Control Register Serial Channel Buffer Reg. Serial Channel Control Reg. Serial Channel Reload Reg., low byte Serial Channel Reload Reg., high byte	0D8_H ¹⁾ 87 _H 99 _H 98_H ¹⁾ AA _H BA _H	00 _H 00 _H 0XX _H ³⁾ 00 _H D9 _H XXXX XX11 _B ³⁾
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 _H ¹⁾ 8C _H 8D _H 8A _H 8B _H 89 _H	00 _H 00 _H 00 _H 00 _H 00 _H
Watchdog	IEN0 ²⁾ IEN1 ²⁾ IP0 ²⁾ IP1 ²⁾ WDTREL	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Watchdog Timer Reload Reg.	0A8_H ¹⁾ 0B8_H ¹⁾ 0A9 _H 0B9 _H 86 _H	00 _H 00 _H 00 _H XX00 0000 _B 00 _H

¹⁾ Bit-addressable special function registers

²⁾ This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

³⁾ X means that the value is indeterminate and the location is reserved

A/D Converter

In the SAB 80C515A a new high performance / high-speed 8-channel 10-bit A/D-Converter (ADC) is implemented. Its successive approximation technique provides 7 μ s conversion time (f_{OSC} = 16 MHz). The conversion principle is upward compatible to the one used in the SAB 80C515. The main functional blocks are shown in figure 3.

The comparator is a fully differential comparator for a high power supply rejection ratio and very low offset voltages. The capacitor network is binary weighted providing genuine10-bit resolution.

The table below shows the sample time T_S and the conversion time T_C , which are dependend on f_{OSC} and a new prescaler.

f _{OSC} [MHz]	Prescaler	f _{ADC} [MHz]	Sample Time	Conversion Time (incl. sample time)
			<i>Τ</i> _S [μs]	Τ _C [μs]
12	÷8	1.5	2.67	9.3
	÷ 16	0.75	5.33	18.66
16	÷8	2.0	2.0	7.0
	÷ 16	1.0	1.0	14.0
18	÷ 8	-	_	-
	÷ 16	1.125	3.55	12.4

The ADC is clocked (f_{ADC}) with $f_{OSC}/8$. Because of the ADC's maximum clock frequency of 2 MHz the prescaler (divide-by-2) has to be enabled (set Bit ADCL in SFR ADCON 1) when the oscillator frequency (f_{OSC}) is higher than 16 MHz.




Figure 3 Block Diagram A/D Converter

Timers /Counters

The SAB 80C515A contains three 16-bit timers/counters wich are useful in many applications for timing and counting. the input clock for wach timer/counter is 1/12 of the oscillator frequency in the timer operation or can be taken from an external clock source for the counter operation (maximum count rate is 1/24 of the oscillator frequency).

- Timer/Counter 0 and 1

These timers/counters can operate in four modes:

- Mode 0: 8-bit timer/counter with 32:1 prescaler
- Mode 1: 16-bit timer/counter
- Mode 2: 8-bit timer/counter with 8-bit auto-reload
- Mode 3: Timer/counter 0 is configured as one 8-bit timer/counter and one 8-bit timer; Timer/counter 1 in this mode holds its count.

External inputs INTO and INT1 can be programmed to function as a gate for timer/counters 0 and 1 to facilitate pulse width measurements.

- Timer/Counter 2

Timer/counter 2 of the SAB 80C515A is a 16-bit timer/counter with several additional features. It offers a 2:1 prescaler, a selectable gate function, and compare, capture and reload functions. Corresponding to the 16-bit timer register there are four 16-bit capture/compare registers, one of them can be used to perform a 16-bit reload on a timer overflow or external event. Each of these registers corresponds to a pin of port 1 for capture input/compare output.

Figure 4 shows a block diagram of timer/counter 2.

Reload

A 16-bit reload can be performed with the 16-bit CRC register consisting of CRCL and CRCH. There are two modes from which to select:

- Mode 0: Reload is caused by a timer 2 overflow (auto-reload).
- Mode 1: Reload is caused in response to a negative transition at pin T2EX (P1.5), which can also request an interrupt.

Capture

This feature permits saving of the actual timer/counter contents into a selected register upon an external event or a software write operation. Two modes are provided to latch the current 16-bit value of timer 2 registers TL2 and TH2 into a dedicated capture register.

- Mode 0: Capture is performed in response to a transition at the corresponding port 1 pins CC0 to CC3.
- Mode 1: Write operation into the low-order byte of the dedicated capture register causes the timer 2 contents to be latched into this register.

Compare

In compare mode, the 16-bit values stored in the dedicated compare registers are compared to the contents of the timer 2 registers. If the count value in the timer 2 registers matches one of the stored values, an appropriate output signal is generated and an interrupt is requested. Two compare modes are provided:

- Mode 0: Upon a match the output signal changes from low to high. It goes back to low level when timer 2 overflows.
- Mode 1: The transition of the output signal can be determined by software. A timer 2 overflow causes no output change.




Figure 4 Block Diagram of Timer/Counter 2

Interrupt Structure

The SAB 80C515A has 12 interrupt vectors with the following vector addresses and request flags.

Table 4Interrupt Sources and Vectors

Source (Request Flags)	Vector Address	Vector
IE0	0003 _H	External interrupt 0
TF0	000B _H	Timer 0 interrupt
IE1	0013 _H	External interrupt 1
TF1	001B _H	Timer 1 interrupt
RI + TI	0023 _H	Serial port interrupt
TF2 + EXF2	002B _H	Timer 2 interrupt
IADC	0043 _H	A/D converter interrupt
IEX2	004B _H	External interrupt 2
IEX3	0053 _H	External interrupt 3
IEX4	005B _H	External interrupt 4
IEX5	0063 _H	External interrupt 5
IEX6	006B _H	External interrupt 6

Each interrupt vector can be individually enabled/disabled. The minimum response time to an interrupt request is more than 3 machine cycles and less than 9 machine cycles, if no other interrupt of the same or a higher priority level is in process.

Figure 5 shows the interrupt request sources.

External interrupts 0 and 1 can be activated by a low-level or a negative transition (selectable) at their corresponding input pin, external interrupts 2 and 3 can be programmed for triggering on a negative or a positive transition. The external interrupts 3 or 6 are combined with the corresponding alternate functions compare (output) and capture (input) on port 1.

For programming of the priority levels the interrupt vectors are combined to pairs. Each pair can be programmed individually to one of four priority levels by setting or clearing one bit in special function register IP0 and one in IP1.

Figure 6 shows the priority level structure.




Figure 5 Interrupt Request Sources




Figure 6 Interrupt Priority Level Structure

I/O Ports

The SAB 80C515A has six 8-bit I/O ports and one input port. Port 0 is an open-drain bidirectional I/O port, while ports 1 to 5 are quasi-bidirectional I/O ports with internal pull-up resistors. That means, when configured as inputs, ports 1 to 5 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

Port 0 and port 2 can be used to expand the program and data memory externally. During an access to external memory, port 0 emits the low-order address byte and reads/writes the data byte, while port 2 emits the high-order address byte. In this function, port 0 is not an open-drain port, but uses a strong internal pull-up FET. Ports 1, 3 and 4 are provided for several alternate functions, as listed below:

Port	Symbol	Function
P1.0	INT3/CC0	External interrupt 3 input, compare 0 output, capture 0 input
P1.1	INT4/CC1	External interrupt 4 input, compare 1 output, capture 1 input
P1.2	INT5/CC2	External interrupt 5 input, compare 2 output, capture 2 input
P1.3	INT6/CC3	External interrupt 6 input, compare 3 output, capture 3 input
P1.4	INT2	External interrupt 2 input
P1.5	T2EX	Timer 2 external reload trigger input
P1.6	CLKOUT	System clock output
P1.7	T2	Timer 2 external count or gate input
P3.0	RxD	Serial port's receiver data input (asynchronous) or
		data input /output (synchronous)
P3.1	TxD	Serial port's transmitter data output (asynchronous) or
		clock output (synchronous)
P3.2	INT0	External interrupt 0 input, timer 0 gate control
P3.3	INT1	External interrupt 1 input, timer 1 gate control
P3.4	T0	Timer 0 external counter input
P3.5	T1	Timer 1 external counter input
P3.6	WR	External data memory write strobe
P3.7	RD	External data memory read strobe
P4.0	ADST	A/D Converter, external start of conversion

The SAB 80C515A has one dual-purpose input port. The ANx lines of port 6 in the SAB 80C515 can individually be used as analog or digital inputs. Reading the special function register P6 allows the user to input the digital values currently applied to the port pins. It is not necessary to select these modes by software; the voltages applied at port 6 pins can be converted to digital values using the A/D converter and at the same time the pins can be read via SFR P6. It must be noted, however, that the results in port P6 bits will be indeterminate if the levels at the corresponding pins are not within their V_{IL}/V_{IH} specifications. Furthermore, it is not possible to use port P6 as an output port. Special function register P6 is located at address 0DB_H.

In Hardware Power Down Mode the port pins and several control lines enter a floating state. For more details see the section about Hardware Power Down Mode.



Power Saving Modes

The SAB 80C515A provides – due to Siemens ACMOS technology – four modes in which power consumption can be significantly reduced.

- The Slow Down Mode

The controller keeps up the full operating functionality, but is driven with one eight of its normal operating frequency. Slowing down the frequency remarkable reduces power consumption.

- The Idle Mode

The CPU is gated off from the oscillator, but all peripherals are still supplied with the clock and continue working.

- The Software Power Down Mode

Operation of the SAB 80C515A is stopped, the on-chip oscillator and the RC-oscillator are turned off. This mode is used to save the contents of the internal RAM with a very low standby current and is fully compatible to the Power Down Mode of the SAB 80C515.

- The Hardware Power Down Mode

Operation of the SAB 80C515A is stopped, the on-chip oscillator and the RC-oscillator are turned off. The pin $\overline{\text{HWPD}}$ controls this mode. Port pins and several control lines enter a floating state. The Hardware Power Down Mode is new in the SAB 80C515A and is independent of the state of pin $\overline{\text{PE}}/\text{SWD}$ (which enables only the software initiated power reduction modes).

Hardware Enable for Software controlled Power Saving Modes

A dedicated pin PE/SWD of the SAB 80C515A allows to block the Software controlled power saving modes. Since this pin is mostly used in noise-critical application it is combined with an automatic start of the Watchdog Timer.

$\overline{PE}/SWD = V_{\mathbb{H}}$ (logic high level):	Using of the power saving modes is not possible. The watchdog timer starts immediately after reset. The instruction sequences used for entering of power saving modes will not affect the normal operation of the device.
$\overline{PE}/SWD = V_{\mathbb{IL}}$ (logic low level):	All power saving moes can be activated by software. The watchdog timer can be started by software at any time.

When left unconnected, pin \overline{PE} /SWD is pulled high by a weak internall pull-up. This is done to provide system protection on default.

The logic-level applied to pin \overline{PE} /SWD can be changed during program execution to allow or to block the use of the power saving modes without any effect on the on-chip watchdog circuitry.

Requirements for Hardware Power Down Mode

There is no dedicated pin to enable the Hardware Power Down Mode. The control pin PE/SWD has no control function in this mode. It enables and disables only the use of software controlled power saving modes.

Software Controlled Power Saving Modes

All of these modes are entered by software. Special function register PCON (power control register, address is $87_{\rm H}$) is used to select one of these modes.

Slow Down Mode

During slow down operation all signal frequencies that are derived from the oscillator clock, are divided by eight, also the clockout signal and and the watchdog timer count.

The slow down mode is enabled by setting bit SD. The controller actually enters the slow down mode after a short synchronisation period (max. 2 machine cycles).

The slow down mode is disabled by clearing bit SD.

Idle Mode

During idle mode all peripherals of the SAB 80C515A (except for the watchdog timer) are still supplied by the oscillator clock. Thus the user has to take care which peripheral should continue to run and which has to be stopped during Idle.

The procedure to enter the Idle mode is similar to the one entering the power down mode. The two bits IDLE and IDLS must be set by two consecutive instructions to minimize the chance of unintentional activating of the idle mode.

There are two ways to terminate the idle mode:

- The idle mode can be terminated by activating any enabled interrupt. This interrupt will be serviced and the instruction to be executed following the RETI instruction will be the one following the instruction that set the bit IDLS.
- The other way to terminate the idle mode, is a hardware reset. Since the oscillator is still running, the hardware reset must be held active only for two machine cycles for a complete reset.

Normally the port pins hold the logical state they had at the time idle mode was activated. If some pins are programmed to serve their alternate functions they still continue to output during idle mode if the assigned function is on. The control signals ALE and PSEN hold at logic high levels (see table 5).

Software Power Down Mode

The power down mode is entered by two consecutive instructions directly following each other. The first instruction has to set the flag PDE (power down enable) and must not set PDS (power down set). The following instruction has to set the start bit PDS. Bits PDE and PDS will automatically be cleared after having been set.

The instruction that sets bit PDS is the last instruction executed before going into power down mode. The only exit from power down mode is a hardware reset.

The status of all output lines of the controller can be looked up in table 5.

Hardware Controlled Power Down Mode

The pin HWPD controls this mode. If it is on logic high level (inactive) the part is running in the normal operating modes. If pin HWPD gets active (low level) the part enters the Hardware Power Down Mode; this is independent of the state of pin PE/SWD.

HWPD is sampled once per machine cycle. If it is found active, the device starts a complete internal reset sequence. The watchdog timer is stopped and its status flag WDTS is cleared exactly the same effects as a hardware reset. In this phase the power consumption is not yet reduced. After completion of the internal reset both oscillators of the chip are disabled. At the same time the port pins and several control lines enter a floating state as shown in table 5. In this state the power consumption is reduced to the power down current IPD. Also the supply voltage can be reduced. Table 5 also lists the voltages which may be applied at the pins during Hardware Power Down Mode without affecting the low power consumption.

Termination of HWPD Mode:

This power down state is maintained while pin HWPD is held active. If HWPD goes to high level (inactive state) an automatic start up procedure is performed:

- First the pins leave their floating condition and enter their default reset state (as they had immediately before going to float state).
- Both oscillators are enabled. The oscillator watchdog's RC oscillator starts up very fast (typ. less than 2 ms).
- Because the oscillator watchdog is active it detects a failure condition if the on-chip oscillator hasn't yet started. Hence, the watchdog keeps the part in reset and supplies the internal clock from the RC oscillator.
- Finally, when the on-chip oscillator has started, the oscillator watchdog releases the part from reset with oscillator watchdog status flag set.
 When automatic start of the watchdog was enabled (PE/SWD connected to V_{CC}), the Watchdog Timer will start, too (with its default reload value for time-out period).
- The Reset pin overrides the Hardware Power Down function, i.e. if reset gets active during Hardware Power Down it is terminated and the device performs the normal resetfunction.(Thus, pin Reset has to be inactive during Hardware Power Down Mode).
 function.(Thus, pin Reset has to be inactive during Hardware Power Down Mode).

Table 5

Status of all pins during Idle Mode, Power Down Mode and Hardware Power **Down Mode**

Pins	Last in	Idle Mode Last instruction executed from		own Mode struction ed from	Hardware Power Down	
	internal ROM	external ROM	internal ROM	external ROM	Status	
P0	Data	float	Data	float 1)		
P1	Data alt outputs	Dat alt outputsa	Data last outputs	Data last outputs	floating ¹⁾	
P2	Data	Address	Data	Data		
P3	Data alt outputs	Data alt outputs	Data last output	Data last output	outputs	
P4	Data alt outputs	Data alt outputs	Data last outputs	Data last output	disabled	
P5	Data alt output	Data alt output	Data last output	Data last output	input	
P6	1)	1)	1)	1)	function	
ĒĀ					active input ²⁾	
PE/SWD					active input pull-up disabled ²⁾	
XTAL1					active output	
XTAL2					disabled input function ¹⁾	
PSEN	high	high	low	low	floating output	
ALE	high	high	low	low		
V _{AREF} V _{AGND}					active supply pins 3)	
RESET					active input must be high	

¹⁾ Applied voltage range at pin $V_{SS} \le V_{IN} \le V_{CC}$ ²⁾ $V_{IN} = V_{SS}$ or $V_{IN} = V_{CC}$ ³⁾ $V_{SS} \le V_{IN} \le V_{CC}$; $V_{AREF} \ge V_{AGND}$

Serial Interface

The SAB 80C515A has a full duplex and receive buffered serial interface. It is functionally identical with the serial interface of the SAB 8051.

Table 6 shows possible configurations and the according baud rates.

Table 6Baud Rate Generation

		Mode		Mod	e 0		
8-Bit syn- chron- ous channel	Baud- rate	f_{OSC} =12 MHz f_{OSC} =16 MHz f_{OSC} =18 MHz	1 MHz 1.33 MHz 1.5 MHz				
	derived f	rom	fosc				
		Mode		Mod	e 1		
8-Bit UART	Baud- rate	f_{OSC} =12 MHz f_{OSC} =16 MHz f_{OSC} =18 MHz	1 Baud – 62.5 1 Baud – 83 k 1 Baud – 93.7	Baud	183 Baud – 375 kBaud 244 Baud – 500 kBaud 2375 Baud – 562.5 kBaud		
	derived f		Timer 1	KDauu	10-Bit Baudrate Generator		
		Mode	Mode 2		Mode 3		
9-Bit UART	Baud- rate	$f_{OSC} = 12 \text{ MHz}$	187.5 kBaud/ 375 kBaud	1 Baud – 62.5 kBaud	183 Baud –75 kBaud		
		∫ _{OSC} =16 MHz	250 Baud/ 500 kBaud	1 Baud – 83.3 kBaud	244 Baud – 500 kBaud		
		f _{OSC} =18 MHz	281.2 kBaud/ 562.5 kBaud	1 Baud – 93.7 kBaud	275 Baud – 562.5 kBaud		
	derived from		fosc/2	Timer 1	10-Bit Baudrate Generator		

The Serial Interface can operate in 4 modes:

Mode 0: Shift register mode:

Serial data enters and exits through $R \times D$. $T \times D$ outputs the shift clock 8 data bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency.

Mode 1: 8-bit UART, variable baud rate:

10-bit are transmitted (through T \times D) or received (through R \times D): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB80 in special function register SCON. The baud rate is variable.

Mode 2: 9-bit UART, fixed baud rate:

11-bit are transmitted (through $T \times D$) or received (through $R \times D$): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). On transmission, the 9th data bit (TB80 in SCON) can be assigned to the value of 0 or 1. For example, the parity bit (P in the PSW) could be moved into TB80 or a second stop bit by setting TB80 to 1. On reception the 9th data bit goes into RB80 in special function register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency.

Mode 3: 9-bit UART, variable baud rate: 11-bit are transmitted (through $T \times D$) or received (through $R \times D$): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). In fact, mode 3 is the same as mode 2 in all respects except the baud rate. The baud rate in mode 3 is variable.

Variable Baud Rates for Serial Interface

Variable baud rates for modes 1 and 3 of serial interface can be derived from either timer 1 or a new dedicated Baudrate Generator.

The baud rate is generated by a free running 10-bit timer with programmable reload register.

Mode 1.3 baud rate = $\frac{2^{\text{SMOD}} * f_{OSC}}{64 * (2^{10} - \text{SREL})}$

The default value after reset in the reload registers SRELL and SRELH provides a baud rate of 4.8 kBaud (SMOD = 0) or 9.6 kBaud (SMOD = 1) at 12 MHz oscillator frequency. This guarantees full compatibility to the SAB 80C515.

Fail Safe Units

The SAB 80C515A offers enhanced fail safe mechanisms, which allow an automatic recovery from software upset or hardware failure:

- a programmable watchdog timer (WDT), with variable time-out period from 512 μ s up to appr. 1.1 s @12 MHz. Upward compatible to SAB 80C515 watchdog timer.
- an oscillator watchdog (OWD) which monitors the on-chip oscillator and forces the microcontroller into reset state, in case the on-chip oscillator fails; it also controls the restart from the Hardware Power Down Mode and provides the clock for a fast internal reset after power-on.

Programmable Watchdog Timer

The WDT can be activated by hardware or software.

Hardware initialization is done when pin \overline{PE}/SWD (Pin 4) is held high during RESET. The SAB 80C515A then starts program execution with the WDT running. Since pin \overline{PE}/SWD is only sampled during Reset, the WDT cannot be started externally during normal operation.

Software initialization is done by setting bit SWDT in SFR IEN1.

A refresh of the watchdog timer is done by setting bits WDT (SFR IEN0) and SWDT consecutively. This double instruction sequence has been implemented to increase system security.

When a watchdog timer reset occurs, the watchdog timer keeps on running, but a status flag WDTS (SFR IP0) is set. This flag can also be cleared by software.

Figure 7 shows the block diagram of the programmable Watchdog Timer.

Oscillator Watchdog

The unit serves three functions:

- Monitoring of the on-chip oscillator's function.

The watchdog monitors the on-chip oscillator's frequency; if it is lower than the frequency of the auxiliary RC oscillator in the watchdog unit, the internal clock is supplied by the RC oscillator and the device is forced into reset; if the failure condition disappears (i.e. the on-chip oscillator has again a higher frequency than the RC oscillator), the part executes a final reset phase of appr. 0.25 ms in order to allow the oscillator to stabilize; then the oscillator watchdog reset is released and the part starts program execution again.

Restart from the Hardware Power Down Mode.
 If the Hardware Power Down Mode is terminated the oscillator watchdog has to control the

If the Hardware Power Down Mode is terminated the oscillator watchdog has to control the correct start-up of the on-chip oscillator and to restart the program. The oscillator watchdog function is only part of the complete Hardware Power Down sequence; however, the watchdog works identically to the monitoring function.

 Fast internal reset after power-on.
 In this function the oscillator watchdog unit provides a clock supply for the reset before the on-chip oscillator has started. In this case the oscillator watchdog unit also works identically to the monitoring function.

Figure 8 shows the block diagram of the oscillator watchdog unit. It consists of an internal RC oscillator which provides the reference frequency for the frequency comparator.




Figure 7 Block Diagram of the Programmable Watchdog Timer




Figure 8 Functional Block Diagram of the Oscillator Watchdog

Fast internal reset after power-on

The SAB 80C515A can use the oscillator watchdog unit for a fast internal reset procedure after power-on.

Normally members of the 8051 family (like the SAB 80C515) enter their default reset state not before the on-chip oscillator starts. The reason is that the external reset signal must be internally synchronized and processed in order to bring the device into the correct reset state. Especially if a crystal is used the start up time of the oscillator is relatively long (typ. 1 ms). During this time period the pins have an undefined state which could have severe effects e.g. to actuators connected to port pins.

In the SAB 80C515A the oscillator watchdog unit avoids this situation. After power-on the oscillator watchdog's RC oscillator starts working within a very short start-up time (typ. less than 2 ms). In the following the watchdog circuitry detects a failure condition for the on-chip oscillator because this has not yet started (a failure is always recognized if the watchdog's RC oscillator runs faster than the on-chip oscillator). As long as this condition is valid the watchdog uses the RC oscillator output as clock source for the chip rather than the on-chip oscillator's output. This allows correct resetting of the part and brings also all ports to the defined state.

Delay time between power-on and correct reset state:

Typ.: 18 μs Max.: 34 μs

Instruction Set

The SAB 80C515A / 83C515A-5 has the same instruction set as the industry standard 8051 microcontroller.

A pocket guide is available which contains the complete instruction set in functional and hexadecimal order. Furtheron it provides helpful information about Special Function Registers, Interrupt Vectors and Assembler Directives.

Literature Information

Title	Ordering No.
Microcontroller Family SAB 8051 Pocket Guide	B158-H6497-X-X-7600

Absolute Maximum Ratings

Ambient temperature under bias	– 40 to 85 °C
Storage temperature	– 65 to 150 °C
Voltage on V _{CC} pins with respect to ground (V _{SS})	- 0.5 V to 6.5 V
Voltage on any pin with respect to ground (V_{SS})	– 0.5 to V _{CC} + 0.5 V
Input current on any pin during overload condition	– 10mA to + 10 mA
Absolute sum of all input currents during overload condition	100 mA
Power dissipation	1 W

Note Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ($V_{IN} > V_{CC}$ or $V_{IN} < V_{SS}$) theVoltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values definded by the absolute maximum ratings.

DC Characteristics

 $V_{\rm CC} = 5 \text{ V} + 10 \%, -15 \%; V_{\rm SS} = 0 \text{ V}$ $T_A = 0$ to 70 °C for the SAB 80C515A $T_A = -40$ to 85 °C for the SAB 80C515A-T3 Unit **Test condition** Parameter Symbol **Limit Values** min. max. Input low voltage - 0.5 0.2 V_{CC} V ____ $V_{\rm H}$ (exept EA, RESET, HWPD) - 0.1 V Input low voltage EA -0.50.2 V_{CC} V_{1L1} - 0.3 V Input low voltage - 0.5 0.2 V_{CC} V_{1L2} _ (HWPD, RESET) + 0.1Input high voltage (exept V $V_{\rm IH}$ $0.2 V_{\rm CC}$ $V_{\rm CC}$ + 0.5 RESET, XTAL2 and HWPD) + 0.9Input high voltage to XTAL2 V $0.7 V_{\rm CC}$ $V_{\rm CC} + 0.5$ $V_{\rm H1}$ Input high voltage to RESET V $V_{\rm IH2}$ $0.6 V_{\rm CC}$ $V_{\rm CC}$ + 0.5 and HWPD

DC Characteristics (cont'd)

Parameter	Symbol	Symbol Limit Values		Unit	Test condition	
		min.	max.			
Output low voltage (ports 1, 2, 3, 4, 5)	V _{OL}	-	0.45	V	$I_{\rm OL}$ = 1.6 mA ¹⁾	
Output low voltage (ports 0, ALE, RESET)	V _{OL1}	-	0.45	V	$I_{\rm OL}$ = 3.2 mA ¹⁾	
Output high voltage, (ports1, 2, 3, 4, 5)	V _{OH}	2.4 0.9 V _{CC}		V V	I _{OH} = - 80 μA I _{OH} = - 10 μA	
Output high voltage (port 0 in external bus mode,- ALE, PSEN)	V _{OH1}	2.4 0.9 V _{CC}		V V	$I_{OH} = -800 \mu\text{A}$ $I_{OH} = -80 \mu\text{A}^{2}$	
Logic 0 input current (ports 1, 2, 3, 4, 5)	I _{IL}	- 10	- 70	μA	V _{IN} = 2 V	
Logical 1-to-0 transition current, ports 1, 2, 3, 4, 5	I _{TL}	- 65	- 650	μA	V _{IN} = 2 V	
Input leakage current (port 0, EA, P6, HWPD)	ILI		± 100 ± 150	nA nA	$0.45 < V_{IN} < V_{CC}$ $0.45 < V_{IN} < V_{CC}$ $T_A > 100 °C$	
Input low current to RESET for reset	I _{IL2}	- 10	- 100	μA	V _{IN} = 0.45 ∨	
Input low current (XTAL2)	I _{IL3}	_	– 15	μA	V _{IN} = 0.45 V	
Input low current (PE/SWD)	I _{IL4}	_	- 20	μA	V _{IN} = 0.45 V	
Pin capacitance	C _{IO}	-	10	pF	$f_{\rm C}$ = 1 MHz, $T_{\rm A}$ = 25 °C	
Power-supply current: Active mode, 12 MHz ⁷⁾ Active mode, 18 MHz ⁷⁾ Idle mode, 12 MHz ⁷⁾ Idle mode, 18 MHz ⁷⁾ Slow down mode, 12 MHz Slow down mode, 18 MHz Power Down Mode	$-I_{CC}$ $-I_{CC}$ $-I_{CC}$ $-I_{CC}$ $-I_{CC}$ $-I_{CC}$ $-I_{PD}$	- - - - - -	26 35 11.8 14.2 9 10 50	mA mA mA mA mA μA	$V_{CC} = 5 V^{4}$ $V_{CC} = 5 V^{4}$ $V_{CC} = 5 V^{5}$ $V_{CC} = 5 V^{5}$ $V_{CC} = 5 V^{6}$ $V_{CC} = 5 V^{6}$ $V_{CC} = 2 \dots 5.5 V^{3}$	

Notes see page 43.

Notes for page 44:

- Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and ports 1, 3, 4 and 5. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and \overrightarrow{PSEN} to momentarily fall below the 0.9 V_{CC} specification when the address lines are stabilizing.
- 3) I_{PD} (Software Power Down Mode) is measured under following conditions: EA = RESET = V_{CC}; Port0 = Port6 = V_{CC}; XTAL1 = N.C.; XTAL2 = V_{SS}; PE/SWD = V_{SS}; HWPD = V_{CC}; V_{AGND} = V_{SS}; V_{ARef} = V_{CC}; all other pins are disconnected. I_{PD} (Hardware Power Down Mode): independent of any particular pin connection.
- 4) I_{CC} (active mode) is measured with: XTAL2 driven with t_{CLCH}, t_{CHCL} = 5 ns, V_{IL} = V_{SS} + 0.5 V, V_{IH} = V_{CC} - 0.5 V; XTAL1 = N.C.; EA = PE/SWD = V_{CC}; Port0 = Port6 = V_{CC}; HWPD = V_{CC}; RESET = V_{SS}; all other pins are disconnected. I_{CC} would be slightly higher if a crystal oscillator is used (appr. 1 mA).
- 5) I_{CC} (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with t_{CLCH} , $t_{CHCL} = 5$ ns, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} - 0.5$ V; XTAL1 = N.C.; $\overline{RESET} = V_{CC}$; $\overline{HWPD} = V_{CC}$; Port0 = Port6 = V_{CC} ; $\overline{EA} = \overline{PE}/SWD = V_{SS}$; all other pins are disconnected;
- 6) I_{CC} (slow down mode) is measured with all output pins disconnected and with all peripherals disabled;
 XTAL2 driven with t_{CLCH}, t_{CHCL} = 5 ns, V_{IL} = V_{SS} + 0.5 V, V_{IH} = V_{CC} 0.5 V; XTAL1 = N.C.; RESET = V_{CC}; HWPD = V_{CC}; Port6 = V_{CC}; EA = PE/SWD = V_{SS}; all other pins are
- 7) I_{CC} Max at other frequencies is given by: active mode: I_{CC} (max) = 1.5 * f_{OSC} + 8 idle mode: I_{CC} (max)= 0.4 * f_{OSC} + 7 where f_{OSC} is the oscillator frequency in MHz. I_{CC} values are given in mA and measured at V_{CC} = 5 V.

disconnected;

A/D Converter Characteristics

 $V_{CC} = 5 \text{ V} + 10 \%, -15 \%; V_{SS} = 0 \text{ V}$ $V_{\text{AREF}} = V_{\text{CC}} \pm 5$ %; $V_{\text{AGND}} = V_{\text{SS}} \pm 0.2$ V; $T_{A} =$ 0 to 70 °C for the SAB 80C515A/83C515A-5 $T_{A} = -40$ to 85 °C for the SAB 80C515A-T3/83C515A-5-T3

Parameter	Symbol	Limit values			Unit	Test condition	
		min.	typ.	max.			
Analog input capacitance	Cl		25	70	pF		
Sample time (inc. load time)	T _S			4 t _{CY} ¹⁾	μS	2)	
Conversion time (inc. sample time)	T _C			14 t _{CY} ¹⁾	μS	3)	
Total unadjusted error	TUE			± 2	LSB	$V_{AREF} = V_{CC}$ $V_{AGND} = V_{SS}$	
V _{AREF} supply current	I _{REF}		± 20		μA		

¹⁾ $t_{CY} = (8*2^{ADCL}) / f_{OSC}; (t_{CY} = 1/f_{ADC}; f_{ADC} = f_{OSC} / (8*2^{ADCL}))$ ²⁾ This parameter specifies the time during the input capacitance C_{l_1} can be charged/discharged by the external source. It must be guaranteed, that the input capacitance $C_{I,}$ is fully loaded within this time. 4TCY is 2 µs at the f_{OSC} = 16 MHz. After the end of the sample time T_{S} , changes of the analog input voltage have no effect on the conversion result.

³⁾ This parameter includes the sample time $T_{S.}$ 14TCY is 7 µs at f_{OSC} = 16 MHz.

AC Characteristics

 $V_{CC} = 5 \text{ V} + 10 \%, -15 \%; V_{SS} = 0 \text{ V}$ $T_A = 0 \text{ to } 70 \degree \text{C} \text{ for the SAB } 80C515A/83C515A-5$ $T_A = -40 \text{ to } 85 \degree \text{C} \text{ for the SAB } 80C515A-T3/83C515A-5-T3$ (C_L for port 0, ALE and PSEN outputs = 100 pF; C_L for all other outputs = 80 pF)

Parameter	Symbol	2		Limit values	Unit	
		18 MHz clock		Variable clock 1/t _{CLCL} = 3.5 MHz to 18 MHz		
		min.	max.	min.	max.	

Program Memory Characteristics

ALE pulse width	t _{LHLL}	71	-	$2 t_{CLCL} - 40$	_	ns
Address setup to ALE	t _{AVLL}	26	-	$t_{\rm CLCL} - 30$	-	ns
Address hold after ALE	t _{LLAX}	26	-	$t_{\rm CLCL} - 30$	-	ns
ALE to valid instruction in		_	122	-	4 <i>t</i> _{CLCL} – 100	ns
ALE to PSEN	t _{LLPL}	31	-	t _{CLCL} – 25	_	ns
PSEN pulse width	t _{PLPH}	132	-	3 t _{C LCL} – 35	-	ns
PSEN to valid instruction in	t _{PLIV}	-	92	_	3 t _{C LCL} – 75	ns
Input instruction hold after PSEN	t _{PXIX}	0	-	0	-	ns
Input instruction float after PSEN	t _{PXIZ} *)	-	46	-	t _{CLCL} – 10	ns
Address valid after PSEN	t _{PXAV} *)	48	-	t _{CLCL} -8	-	ns
Address to valid instruction in	t _{AVIV}	-	218	-	5 t _{C LCL} – 60	ns
Address float to PSEN	^t AZPL	0	-	0	-	ns


*) Interfacing the SAB 80C515A to devices with float times up to 45 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

AC Characteristics (cont'd)


Parameter	Symbol	Limit values				Unit
		18 MHz clock		Variable clock 1/t _{CLCL} = 3.5 MHz to 18 MHz		
		min	max.	min.	max.	

External Data Memory Characteristics


RD pulse width	t _{RLRH}	233	-	6 <i>t</i> _{CLCL} – 100	-	ns
WR pulse width	t _{WLWH}	233	-	6 t _{CLCL} - 100	-	ns
Address hold after ALE	t _{LLAX2}	81	-	2 <i>t</i> _{CLCL} – 30	-	ns
RD to valid data in	t _{RLDV}	-	128	-	5 <i>t</i> _{CLCL} – 150	ns
DATA hold after RD	t _{RHDX}	0	-	0	-	ns
Data float after RD	t _{RHDZ}	-	51	-	2 <i>t</i> _{CLCL} – 60	ns
ALE to valid data in	t _{LLDV}	-	294	-	8 <i>t</i> _{CLCL} – 150	ns
Address to valid data in	t _{AVDV}	-	335	-	9 <i>t</i> _{CLCL} – 165	ns
ALE to WR or RD	t _{LLWL}	117	217	3 t _{CLCL} - 50	3 <i>t</i> _{CLCL} + 50	ns
\overline{WR} or \overline{RD} high to ALE high	t _{WHLH}	16	96	t _{CLCL} - 40	<i>t</i> _{CLCL} + 40	ns
Address valid to \overline{WR}	t _{AVWL}	92	-	4 <i>t</i> _{CLCL} – 130	-	ns
Data valid to \overline{WR} transition	t _{QVWX}	11	-	t _{CLCL} – 45	-	ns
Data setup before \overline{WR}	t _{QVWH}	239	-	7 <i>t</i> _{CLCL} – 150	-	ns
Data hold after \overline{WR}	t _{WHQX}	16	-	$t_{CLCL} - 40$	-	ns
Address float after \overline{RD}	^t RLAZ	_	0	-	0	ns



Program Memory Read Cycle



Data Memory Read Cycle




Data Memory Write Cycle

AC Characteristics (cont'd)

Parameter	Symbol	Limit	values	Unit
		Variable clock Frequ. = 3.5 MHz to 18 MHz		
		min.	max.	

External Clock Drive

Oscillator period	t _{CLCL}	55.6	285	ns
High time	^t CHCX	20	^t CLCL- ^t CLCX	ns
Low time	^t CLCX	20	^t CLCL- ^t CHCX	ns
Rise time	^t CLCH	-	20	ns
Fall time	^t CHCL	-	20	ns
Oscillator frequency	1/t _{CLC}	3.5	18	MHz



External Clock Cycle


Semiconductor Group

AC Characteristics (cont'd)

Parameter	Symbol	Limit values				Unit
		18 MHz clock		Variable clock 1/t _{CLCL} = 3.5 MHz to 18 MHz		
		min.	max.	min.	max.	

System Clock Timing

ALE to CLKOUT	t _{LLSH}	349	_	7 <i>t</i> _{CLCL} – 40	-	ns
CLKOUT high time	^t SHSL	71	_	2 <i>t</i> _{CLCL} – 40	-	ns
CLKOUT low time	^t SLSH	516	_	10 <i>t</i> _{CLCL} – 40	_	ns
CLKOUT low to ALE high	^t SLLH	16	96	<i>t</i> _{CLCL} – 40	<i>t</i> _{CLCL} + 40	ns



System Clock Timing


ROM Verification Characteristics

 T_{A} = 25 °C ± 5 °C; V_{CC} = 5 V + 10 %, - 15 %; V_{SS} = 0 V


Parameter	Symbol	Limit	Limit values		
		min.	max.		

ROM Verification Mode 1 (Standard Verify Mode for not Read Protected ROM)

Address to valid data	<i>t</i> AVQV	-	48 t _{CLCL}	ns
ENABLE to valid data	t _{ELQV}	-	48 t _{CLCL}	ns
Data float after ENABLE	^t EHOZ	0	48 t _{CLCL}	ns
Oscillator frequency	1/t _{CLCL}	4	6	MHz




ROM Verification Mode 1




ROM Verification Mode 2 (New Verify Mode for Protected and not Protected ROM)


ROM Verification Mode 2




Application Example for Verifying the Internal ROM with ROM Verify Mode 2



AC Testing: Input, Output Waveforms



AC Testing: Float Waveforms



Recommended Oscillator Circuits