

Figure 2. 908E622 Simplified Internal Block Diagram



PIN CONNECTIONS




Figure 3. Pin Connections

Table 1. Pin Definitions

A functional description of each pin can be found in the Functional Pin Description section beginning on page 20.

Die	Pin	Pin Name	Formal Name	Definition
MCU	1 2 3	PTC4/OSC1 PTC3/OSC2 PTC2/MCLK	Port C I/Os	These pins are special function, bi-directional I/O port pins that are shared with other functional modules in the MCU.
MCU	4 5 6	PTB5/AD5 PTB4/AD4 PTB3/AD3	Port B I/Os	These pins are special function, bi-directional I/O port pins that are shared with other functional modules in the MCU.
MCU	7	IRQ	External Interrupt Input	This pin is an asynchronous external interrupt input pin.
MCU	8	RST	External Reset	This pin is bi-directional, allowing a reset of the entire system. It is driven low when any internal reset source is asserted.
MCU / Analog	9	(PTD0/TACH0/BEMF -> PWM)	PWM signal	This pin is the PWM signal test pin. It internally connects the MCU PTD0/TACH0 pin with the Analog die PWM input. Note: Do not connect in the application.
MCU	10	PTD1/TACH1	Port D I/Os	This pin is a special function, bi-directional I/O port pin that is shared with other functional modules in the MCU.

908E622



Table 1. Pin Definitions (continued)

A functional description of each pin can be found in the Functional Pin Description section beginning on page 20.

Die	Pin	Pin Name	Formal Name	Definition
MCU / Analog	44	(PTE1/RXD <- RXD)	LIN Transceiver Output	This pin is the LIN Transceiver output test pin. It internally connects the MCU PTE1/RXD pin with the Analog die LIN transceiver output pin RXD.
				Note: Do not connect in the application.
MCU	45 48	VSSA/VREFL VDDA/VREFH	ADC Supply and Reference Pins	These pins are the power supply and voltage reference pins for the analog-to-digital converter (ADC).
MCU	46 47	EVSS EVDD	MCU Power Supply Pins	These pins are the ground and power supply pins, respectively. The MCU operates from a single power supply.
MCU	49 50 52 53 54	PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 PTA0/KBD0	Port A I/Os	These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU.
MCU	51	FLSVPP	Test Pin	For test purposes only. Do not connect in the application.
Analog	11	RST_A	Internal Reset	This pin is the bidirectional reset pin of the analog die.
Analog	12	IRQ_A	Internal Interrupt Output	This pin is the interrupt output pin of the analog die indicating errors or wake-up events.
Analog	13	LIN	LIN Bus	This pin represents the single wire bus transmitter and receiver.
Analog	14	A0CST	Analog Input Trim Pin	This is the Analog Input Trim Pin for the A0 input. This is to connect a known fixed resistor value to trim the current source measurement.
Analog	15	A0	Analog Input Pin	This pin is an analog input port with selectable source values.
Analog	16 19 25 30	GND1 GND2 GND3 GND4	Power Ground Pins	These pins are device power ground connections.
Analog	29 26 20 17	HB1 HB2 HB3 HB4	Half-bridge Outputs	This device includes power MOSFETs configured as four half-bridge driver outputs. These outputs may be configured for DC motor drivers, or as high side and low side switches. Note: The HB3 and HB4 have a lower $R_{DS(ON)}$ then HB1 and HB2.
Analog	18 21 27 28 31 32 35	VSUP1 VSUP2 VSUP3 VSUP4 VSUP5 VSUP6 VSUP7	Power Supply Pins	These pins are device power supply pins.
Analog	22 23	EC ECR	EC Glass Pin EC Ballast Resistor Pin	These are the Electrochrome Circuitry Pins. The EC Pin has to be connected to the EC Glass and the ECR Pin has to be connected to the external ballast resistor.
Analog	24	TESTMODE	TESTMODE Input	Pin for test purpose only. In application, this pin needs to be tied GND.
Analog	34 35	HS1a HS1b	High Side HS1 Output	This output pin is a low $R_{DS(ON)}$ high side switch.
Analog	36 38	HS2	High Side HS2 Output High Side HS3 Output	These output pins are low $R_{DS(ON)}$ high side switches.
Analog	38 39	HS3 H0	Hall-effect Sensor / General Purpose Input	This pin provides an input for a Hall-effect sensor or general purpose input.

908E622





Table 1. Pin Definitions (continued)

A functional description of each pin can be found in the Functional Pin Description section beginning on page 20.

Die	Pin	Pin Name	Formal Name	Definition
Analog	40	L0	Wake-up Input	This pin provides an high voltage input, which is wake-up capable.
Analog	41	HVDD	Switchable V _{DD} Output	This pin is a switchable V_{DD} output for driving resistive loads requiring a regulated 5.0 V supply; e.g. potentiometers.
Analog	42	VDD	Voltage Regulator Output	The +5.0 V voltage regulator output pin is intended to supply the embedded microcontroller.
Analog	43	VSS	Voltage Regulator Ground	Ground pin for the connection of all non-power ground connections (microcontroller and sensors).
-	EP	Exposed Pad	Exposed Pad	The exposed pad pin on the bottom side of the package conducts heat from the chip to the PCB board.



ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding limits on any pin may cause permanent damage to the device.

Rating	Symbol	Value	Unit
ELECTRICAL RATINGS			
Supply Voltage			V
Analog Chip Supply Voltage under Normal Operation (Steady-state)	V _{SUP(SS)}	-0.3 to 28	
Analog Chip Supply Voltage under Transient Conditions ⁽¹⁾	V _{SUP(PK)}	-0.3 to 40	
MCU Chip Supply Voltage	V _{DD}	-0.3 to 5.5	
Input Pin Voltage			V
Analog Chip	V _{IN(ANALOG)}	-0.3 to 5.5	
Microcontroller Chip	V _{IN(MCU)}	$\rm V_{SS}\mathchar`-0.3$ to $\rm V_{DD}\mathchar`-0.3$	
Maximum Microcontroller Current per Pin			mA
All Pins except VDD, VSS, PTA0:PTA4	I _{PIN(1)}	±15	
PTA0:PTA4	I _{PIN(2)}	±25	
Maximum Microcontroller VSS Output Current	I _{MVSS}	100	mA
Maximum Microcontroller VDD Input Current	I _{MVDD}	100	mA
LIN Supply Voltage			V
Normal Operation (Steady-state)	V _{BUS(SS)}	-18 to 40	
Transient Input Voltage (per ISO7637 Specification) and with External Components (Figure 4, page <u>17</u>)	V _{BUS(PK)}	-150 to 100	
ESD Voltage			V
Human Body Model ⁽²⁾ H0 pin	V _{ESD1-1}	±1000	
Human Body Model ⁽²⁾ all other pins	V _{ESD1-2}	±2000	
Machine Model ⁽²⁾	V _{ESD2}	±200	
Charge Device Model ⁽²⁾	V _{ESD3}	±750	

Notes

1. Transient capability for pulses with a time of t < 0.5 sec.

2. ESD testing is performed in accordance with the Human Body Model (HBM) (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω), the Machine Model (MM) (C_{ZAP} = 200 pF, R_{ZAP} = 0 Ω), and the Charge Device Model (CDM), Robotic (C_{ZAP} = 4.0 pF).



Table 2. Maximum Ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding limits on any pin may cause permanent damage to the device.

Rating	Symbol	Value	Unit
THERMAL RATINGS			
Operating Ambient Temperature ⁽³⁾	Τ _Α	-40 to 85	°C
Operating Junction Temperature ⁽⁴⁾	TJ	-40 to 125	°C
Storage Temperature	T _{STG}	-40 to 150	°C
Peak Package Reflow Temperature During Reflow ^{(5), (6)}	T _{PPRT}	Note 6	°C

Notes

- 3. The limiting factor is junction temperature; taking into account the power dissipation, thermal resistance, and heat sinking.
- 4. The temperature of analog and MCU die is strongly linked via the package, but can differ in dynamic load conditions, usually because of higher power dissipation on the analog die. The analog die temperature must not exceed 150 °C under these conditions.
- 5. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 6. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

908E622



STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SUPPLY VOLTAGE RANGE		•		•	1
Nominal Operating Voltage	V _{SUP1}	9.0	—	16	V
Extended Operating Voltage (LIN only 818 V) ⁽⁸⁾	V _{SUP2}	7.5	—	20	V
SUPPLY CURRENT RANGE		•		•	
Normal Mode ⁽⁸⁾					
V _{SUP} = 12 V, Analog Chip in Normal Mode (PSON=1), MCU Operating Using Internal Oscillator at 32 MHz (8.0MHz Bus Frequency), SPI, ESCI, ADC Enabled	I _{RUN}	_	25	_	mA
Stop Mode ^{(8), (9)}	I _{STOP}	_	40	50	μA
V_{SUP} = 12 V, Voltage Regulator with limited current capability Sleep Mode ^{(8), (9)}	I _{SLEEP}	_	12	20	μA
V _{SUP} = 12 V, Voltage Regulator off					
DIGITAL INTERFACE RATINGS (ANALOG DIE)					
Output pins RST_A, IRQ_A, RXD (MISO probe only)					V
Low-state Output Voltage (I _{OUT} = -1.5 mA)	V _{OL}	-	-	0.4	
High-state Output Voltage (I_{OUT} = 250 μ A)	V _{OH}	3.85	-	-	
Output pin RXD - Capacitance ⁽¹⁰⁾	C _{OUT}	_	4.0	_	pF
Input pins RST_A, PWM (SS, MOSI, TXD probe only)					V
Input Logic Low Voltage	VIL	_	_	1.5	
Input Logic High Voltage	V _{IH}	3.5	-	-	
Input pins - Capacitance ⁽¹⁰⁾	C _{IN}	_	4.0	_	pF
Pins IRQ_A, RST_A - Pull-up Resistor	R _{PULLUP1}	_	10	_	kΩ
Pins SS - Pull-up Resistor	R _{PULLUP2}	_	100	-	kΩ
Pins MOSI, SPSCK, PWM - Pull-down Resistor	R _{PULLDOWN}	_	100	_	kΩ
					1

IPULLUP

Notes

7. Device is fully functional, but some of the parameters might be out of spec.

8. Total current measured at GND pins.

Pin TXD - Pull-up Current Source

9. Stop and Sleep mode current will increase if V_{SUP} exceeds 15 V.

10. This parameter is guaranteed by process monitoring but is not production tested.

35

μA



All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Мах	Unit
SYSTEM RESETS AND INTERRUPTS					
Low Voltage Reset (LVR)					
Threshold	V _{LVRON}	3.8	4.2	4.65	V
Hysteresis	V _{LVR_HYS}	50	-	300	mV
Low Voltage Interrupt (LVI)					V
Threshold	V _{LVION}	6.0	_	7.5	
Hysteresis	V _{LVI_HYS}	0.3	-	0.8	
High Voltage Interrupt (HVI)					V
Threshold	V _{HVION}	20	-	24	
Hysteresis	V _{HVI_HYS}	0.5	-	1.5	
High Temperature Interrupt (HTI) ⁽¹¹⁾					°C
Threshold T _J	T _{ION}	125	_	150	
Hysteresis	T _{IH}	5.0	-	10.0	
High Temperature Reset (HTR) ⁽¹¹⁾					°C
Threshold T _J	T _{RON}	155	-	180	
Hysteresis	T _{IH}	5.0	_	10.0	

Normal Mode Output Voltage⁽¹³⁾ V I_{OUT} = 60 mA, 7.5 V < V_{SUP} < 20 V 4.75 5.0 5.25 V_{DDRUN1} I_{OUT} = 60 mA, V_{SUP} < 7.5 V and V_{SUP} > 20 V 4.75 5.0 5.25 V_{DDRUN2} Normal Mode Total Output Current 120 150 mΑ **I**OUTRUN _ Load Regulation - I_OUT = 60 mA, V_SUP = 9.0 V, T_J = 125 °C 100 mV V_{LR} _ _ STOP Mode Output Voltage⁽¹³⁾ VDDSTOP 4.75 5.0 5.25 V STOP Mode Total Output Current 1100 **I**OUTSTOP 150 500 μΑ

Notes

11. This parameter is guaranteed by process monitoring but is not production tested.

12. Specification with external low ESR ceramic capacitor 1.0 μ F< C < 4.7 μ F and 200 m $\Omega \le$ ESR \le 10 Ω . Its not recommended to use capacitor values above 4.7 μ F

13. When switching from Normal to Stop mode or from Stop mode to Normal mode, the output voltage can vary within the output voltage specification.



All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Мах	Unit
LIN PHYSICAL LAYER					
LIN Transceiver Output Voltage					V
Recessive State, TXD HIGH, I_{OUT} = 1.0 μ A	V _{LIN_REC}	V _{SUP} -1	_	_	
Dominant State, TXD LOW, 500 Ω External Pull-up Resistor	V _{LIN_DOM}	—	—	1.4	
Normal Mode Pull-up Resistor to VSUP	R _{PU}	20	30	47	kΩ
Stop, Sleep Mode Pull-up Current Source	I _{PU}	_	20		μA
Output Current Shutdown Threshold	I _{BLIM}	100	230	280	mA
Output Current Shutdown Timing	I _{BLS}	5.0	_	40	μs
Leakage Current to GND					
V _{SUP} Disconnected, V _{BUS} at 18 V	I _{BUS}	_	1.0	10	μA
Recessive state, 8.0 V \leq V $_{SUP}$ \leq 18 V, 8.0 V \leq V $_{BUS}$ \leq 18 V, V $_{BUS}$ \geq V $_{SUP}$	IBUS-PAS-REC	0.0	3.0	20	μA
GND Disconnected, V_{GND} = V_{SUP} , V_{BUS} at -18 V	I _{BUS-NOGND}	-1.0	-	1.0	mA
LIN Receiver					VSUP
Receiver Threshold Dominant	V _{BUS_DOM}	_	_	0.4	
Receiver Threshold Recessive	V _{BUS_REC}	0.6	-	_	
Receiver Threshold Center	V _{BUS_CNT}	0.475	0.5	0.525	
Receiver Threshold Hysteresis	V _{BUS_HYS}	-	-	0.175	

HIGH SIDE OUTPUT HS1

Switch On Resistance					mΩ
T _J = 25 °C, I _{LOAD} = 1.0 A	R _{DS(ON)-HS1}	-	185	225	
Over-current Shutdown	I _{HSOC1}	6.0	-	9.0	А
Over-current Shutdown blanking time ⁽¹⁴⁾	t _{осв}	-	4-8	-	μs
Current to Voltage Ratio ⁽¹⁵⁾ V_{ADOUT} [V] / I _{HS} [A], (measured and trimmed I _{HS} = 2.0 A)	CR _{RATIOHS1}	0.84	1.2	1.56	V/A
High Side Switching Frequency ⁽¹⁴⁾	f _{PWMHS}	-	_	25	kHz
High Side Freewheeling Diode Forward Voltage T_J = 25 °C, I _{LOAD} = 1.0 A	V _{HSF}	_	0.9	_	V
Leakage Current	I _{LeakHS}	_	<0.2	10	μA

Notes

14. This parameter is guaranteed by process monitoring but is not production tested.

15. This parameter is guaranteed only if correct trimming was applied.



All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
HIGH SIDE OUTPUTS HS2 AND HS3 ⁽¹⁸⁾					
Switch On Resistance					mΩ
T _J = 25 °C, I _{LOAD} = 1.0 A	R _{DS(ON)-HS23}	-	440	500	
Over-current Shutdown	I _{HSOC23}	3.6	_	5.6	А
Over-current Shutdown blanking time ⁽¹⁶⁾	t _{OCB}	_	4.8	-	μs
Current to Voltage Ratio ⁽¹⁷⁾ V_{ADOUT} [V] / I _{HS} [A], (measured and trimmed I _{HS} = 2.0 A)	CR _{RATIOHS23}	1.16	1.66	2.16	V/A
High Side Switching Frequency ⁽¹⁶⁾	f _{PWMHS}	_	-	25	kHz
High Side Freewheeling Diode Forward Voltage T _J = 25 °C, I_{LOAD} = 1.0 A	V _{HSF}	-	0.9	_	V
Leakage Current	I _{LeakHS}	_	<0.2	10	μA
IALF-BRIDGE OUTPUTS HB1 AND HB2				1	
Switch On Resistance	R _{DS(ON)-HB12}				mΩ
High Side, T _J = 25 °C, I _{LOAD} = 1.0 A		_	750	900	
Low Side, T_J = 25 °C, I_{LOAD} = 1.0 A		-	750	900	
Over-current Shutdown	I _{HBOC12}				А
High Side		1.0	-	1.5	
Low Side		1.0	-	1.5	
Over-current Shutdown blanking time ⁽¹⁶⁾	t _{OCB}	_	4.8	_	μs
Switching Frequency ⁽¹⁶⁾	f _{PWM}	_	_	25	kHz
Freewheeling Diode Forward Voltage					V
High Side, T_J = 25 °C, I_{LOAD} = 1.0 A	V _{HSF}	_	0.9	_	
Low Side, T_J = 25 °C, I_{LOAD} = 1.0 A	V _{LSF}	-	0.9	-	
Leakage Current	I _{LeakHB}	_	<0.2	10	μA
Low Side Current to Voltage Ratio ⁽¹⁷⁾	CR _{RATIOHB12}				V/A
V_{ADOUT} [V] / I _{HB} [A], CSA = 1, (measured and trimmed I _{HS} = 200 mA)		17.5	25.0	32.5	
V_{ADOUT} [V] / I _{HB} [A], CSA = 0, (measured and trimmed I _{HS} = 500 mA)		3.5	5.0	6.5	

Notes

16. This parameter is guaranteed by process monitoring but is not production tested.

17. This parameter is guaranteed only if correct trimming was applied.

18. The high side HS3 can be only used for resistive loads.



All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
HALF-BRIDGE OUTPUTS HB3 AND HB4					
Switch On Resistance	R _{DS(ON)-HB34}				mΩ
High Side, T _J = 25 °C, I _{LOAD} = 1.0 A		-	275	325	
Low Side, T_J = 25 °C, I_{LOAD} = 1.0 A		-	275	325	
Over-current Shutdown	I _{HBOC34}				А
High Side		4.8	-	7.2	
Low Side		4.8	-	7.2	
Over-current Shutdown blanking time ⁽¹⁹⁾	t _{OCB}	-	4.8	-	μS
Switching Frequency ⁽¹⁹⁾	f _{PWM}	_	-	25	kHz
Freewheeling Diode Forward Voltage					V
High Side, T_J = 25 °C, I_{LOAD} = 1.0 A	V _{HSF}	-	0.9	_	
Low Side, T_J = 25 °C, I_{LOAD} = 1.0 A	V _{LSF}	-	0.9	_	
Leakage Current	I _{LeakHB}	_	<0.2	10	μA
Low Side Current to Voltage Ratio ⁽²⁰⁾	CR _{RATIOHB34}				V/A
V_{ADOUT} [V] / I _{HB} [A], CSA = 1, (measured and trimmed I _{HS} = 500 mA)		3.5	5.0	6.5	
V_{ADOUT} [V] / I_{HB} [A], CSA = 0, (measured and trimmed I_{HS} = 2.0 A)		0.7	1.0	1.3	

EC OUTPUTS EC AND ECR

Switch On Resistance					
T1 measured on ECR Pin, T _J = 25 °C, I _{LOAD} = 100 mA	R _{DS(ON)T1}	-	1.0	1.2	Ω
T2 measured on EC Pin, T _J = 25 °C, I _{LOAD} = 100 mA	R _{DS(ON)T2}	-	400	600	mΩ
Over-current Shutdown					А
T1 (short to GND)	I _{T1OC}	0.6	_	1.0	
T2 (short to VSUP)	I _{T2OC}	0.6	-	1.0	
Open Load Detection (Bit ECOLT is set)	R _{OC}	-	10	-	kΩ
set @ min. output load					
DAC resolution (from 0 to 1.4 V)	EC _{DACRES}	-	6.0	_	Bit
Regulated Output Voltage (@ I = 1.0 mA)	VEC _{REG}	0.18	_	1.4	V

Notes

19. This parameter is guaranteed by process monitoring but is not production tested.

20. This parameter is guaranteed only if correct trimming was applied



All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SWITCHABLE V _{DD} OUTPUT HVDD					
Over-current Shutdown	I _{HVDDOC}	25	35	50	mA
Over-current Shutdown Blanking Time ⁽²¹⁾	t _{HVDDOCB}				μs
HVDDT1:0 = 00		-	950	-	
HVDDT1:0 = 01		-	536	-	
HVDDT1:0 = 10		-	234	-	
HVDDT1:0 = 11		-	78	-	
Over-current Flag Delay ⁽²¹⁾	t _{HVDDOCFD}	_	0.5	_	ms
Dropout Voltage @ I _{LOAD} = 20 mA	V _{HVDDDROP}	_	110	300	mV
V _{SUP} DOWN SCALER ⁽²²⁾					
Voltage Ratio (RATIO _{VSUP} = V _{SUP} / V _{ADOUT})	RATIO _{VSUP}	4.75	5.0	5.25	-
INTERNAL DIE TEMPERATURE SENSOR ⁽²²⁾	II				
Voltage / Temperature Slope ⁽²¹⁾	S _{TtoV}	_	26	_	mV/°C
Output Voltage @ 25 °C	V _{T25}	1.7	1.9	2.1	V
HALL-EFFECT SENSOR INPUT H0 - GENERAL PURPOSE INPUT N	10DE (H0MS = 0)				
Input Voltage Low Threshold	V _{LT}	_	-	1.5	V
Input Voltage High Threshold	V _{HT}	3.5	-	_	V
Input Voltage Hysteresis	V _{HH}	100	-	500	mV
Pullup resistor	R _{PH}	7.0	10	13	kΩ
HALL-EFFECT SENSOR INPUT H0 - 2PIN HALL SENSOR INPUT M	ODE (H0MS = 1)				
Output Voltage					V
V _{SUP} < 17 V	V _{HALL1}	_	V _{SUP} -1.2	_	
V _{SUP} >17 V	V _{HALL2}	_	-	15.8	
Output Drop @ I _{OUT} = 15 mA	V _{H0D}	_	-	2.5	V
Sense Current Threshold	IHSCT	6.0	7.9	10	mA
Sense Current Hysteresis	I _{HSCH}	650	1100	1650	μA
Sense Current Limitation	V _{HSCLIM}	20	40	70	mA

Notes

21. This parameter is guaranteed by process monitoring but is not production tested.

22. This parameter is guaranteed only if correct trimming was applied



All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
ANALOG INPUT A0, A0CST					
Current Source A0, A0CST ^{(23), (24)}					μA
CSSEL1:0 = 00	I _{CS1}	-	40	-	
CSSEL1:0 = 01	I _{CS2}	_	120	_	
CSSEL1:0 = 10	I _{CS3}	_	320	_	
CSSEL1:0 = 11	I _{CS4}	_	800	-	

WAKE-UP INPUT L0

Input Voltage Threshold Low	V _{LT}	_	_	1.5	V
Input Voltage Threshold High	V _{HT}	3.5	-	-	V
Input Voltage Hysteresis	V _{LH}	0.5	-	-	V
Input Current	۱ _N	-10	-	10	μA
Wake-up Filter Time ⁽²⁵⁾	t _{WUP}	_	20	_	μs

Notes

23. This parameter is guaranteed only if correct trimming was applied

24. The current values are optimized to read a NTC temperature sensor, e.g. EPCOS type B57861 (R25 = 3000 Ω, R/T characteristic 8016)

25. This parameter is guaranteed by process monitoring but is not production tested.



DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LIN PHYSICAL LAYER					
Driver Characteristics for Normal Slew Rate ^{(26), (27)}					
Dominant Propagation Delay TXD to LIN	t _{DOM-MIN}	—	_	50	μS
Dominant Propagation Delay TXD to LIN	t _{DOM-MAX}	—	_	50	μs
Recessive Propagation Delay TXD to LIN	t _{REC-MIN}	_	_	50	μs
Recessive Propagation Delay TXD to LIN	t _{REC-MAX}	_	_	50	μs
Duty Cycle 1: D1 = $t_{BUS_REC(MIN)}$ / (2 x t_{BIT}), t_{BIT} = 50 µs, V_{SUP} = 7.0 V18 V	D1	0.396	_	_	
Duty Cycle 2: D2 = $t_{BUS_REC(MAX)}$ / (2 x t_{BIT}), t_{BIT} = 50 µs, V_{SUP} = 7.6 V18 V	D2	_	_	0.581	
Driver Characteristics for Slow Slew Rate ^{(26), (28)}					
Dominant Propagation Delay TXD to LIN	t _{DOM-MIN}	—	_	100	μs
Dominant Propagation Delay TXD to LIN	t _{DOM-MAX}	—	_	100	μs
Recessive Propagation Delay TXD to LIN	t _{REC-MIN}	_	_	100	μs
Recessive Propagation Delay TXD to LIN	t _{REC-MAX}	—	_	100	μS
Duty Cycle 3: D3 = $t_{BUS_REC(MIN)}$ / (2 x t_{BIT}), t_{BIT} = 96 µs, V_{SUP} = 7.0 V18 V	D3	0.417	-	-	
Duty Cycle4: D4 = $t_{BUS_REC(MAX)} / (2 \times t_{BIT}), t_{BIT} = 96 \ \mu s, V_{SUP} = 7.6 \ V18 \ V$	D4	-	_	0.590	
Driver Characteristics for Fast Slew Rate					•
LIN High Slew Rate (Programming Mode)	SR _{FAST}	—	20	_	V/µs
Receiver Characteristics and Wake-up Timings					•
Receiver Dominant Propagation Delay ⁽²⁹⁾	t _{RL}		3.5	6.0	μs
Receiver Recessive Propagation Delay ⁽²⁹⁾	t _{RH}	—	3.5	6.0	μs
Receiver Propagation Delay Symmetry	t _{R-SYM}	-2.0	_	2.0	μs
Bus Wake-up Deglitcher	t _{PROPWL}	30	50	150	μs
Bus Wake-up Event Reported ⁽³⁰⁾	t _{WAKE}	—	20	_	μs

Notes

V_{SUP} from 7.0 to 18 V, bus load R0 and C0 1.0 nF/1.0 kΩ, 6.8 nF/660 Ω, 10 nF/500 Ω. Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter.

27. See Figure 6, page 17.

28. See <u>Figure 7</u>, page <u>18</u>.

29. Measured between LIN signal threshold V_{IL} or V_{IH} and 50% of RXD signal.

30. t_{WAKE} is typically 2 internal clock cycles after LIN rising edge detected. See Figure 9 and Figure 8, page 18. In Sleep mode, the V_{DD} rise time is strongly dependent upon the decoupling capacitor at the VDD pin.



MICROCONTROLLER PARAMETRICS

Table 4. Dynamic Electrical Characteristics (continued)

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40 °C \leq T_J \leq 125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 °C under nominal conditions, unless otherwise noted.

			-		
Characteristic	Symbol	Min	Тур	Max	Unit
SPI INTERFACE TIMING	ŀ				
SPI Operating Recommended Frequency ⁽³¹⁾	f _{SPIOP}	0.25	_	4.0	MHz
State Machine					
Reset Low-level Duration after VDD High	t _{RST}	0.8	1.25	1.94	ms
Normal Request Timeout	t _{NORMREQ}	51	80	150	ms
Window Watchdog Timer ⁽³²⁾					
Watchdog Period (WDP1:0 = 00)	t _{WD80}	52	80	124	ms
Watchdog Period (WDP1:0 = 01)	t _{WD40}	26	40	62	ms
Watchdog Period (WDP1:0 = 10)	t _{WD20}	13	20	31	ms

Notes

31. This parameter is guaranteed by process monitoring but is not production tested.

32. This parameter is guaranteed only if correct trimming was applied. Additionally See Watchdog Period Range Value (AWD Trim) on page <u>48</u>

6.5

t_{WD10}

10

15.5

ms

MICROCONTROLLER PARAMETRICS

Table 5. Microcontroller

Watchdog Period (WDP1:0 = 11)


For a detailed microcontroller description, refer to the MC68HC908EY16 datasheet.

Module	Description
Core	High performance HC08 core with a maximum internal bus frequency of 8.0 MHz
Timer	Two 16-bit timers with 2 channels (TIM A and TIM B)
Flash	16 k Bytes
RAM	512 Bytes
ADC	10-Bit Analog-to-Digital Converter
SPI	SPI module
ESCI	Standard serial communication interface (SCI) module Bit-time measurement Arbitration Prescaler with fine baudrate adjustment
ICG	Internal Clock Generation Module





TIMING DIAGRAMS



Note: Waveform in accordance to ISO7637 part 1, test pulses 1, 2, 3a and 3b.

Figure 4. Test Circuit for Transient Test Pulses




Figure 5. Test Circuit for LIN Timing Measurements




Figure 6. LIN Timing Measurements for Normal Slew Rate






Figure 7. LIN Timing Measurements for Slow Slew Rate




Figure 8. Wake-up Stop Mode Timing




Figure 9. Wake-up Sleep Mode Timing



ELECTRICAL CHARACTERISTICS TIMING DIAGRAMS




Figure 10. Power On Reset and Normal Request Timeout Timing



FUNCTIONAL DESCRIPTION

INTRODUCTION

The 908E622 was designed and developed as a highly integrated and cost effective solution for automotive and industrial applications. For automotive body electronics, the 908E622 is well suited to perform complete mirror control via a three-wire LIN bus.

This device combines an HC908EY16 MCU core with flash memory together with a SMARTMOS IC chip. The SMARTMOS IC chip combines power and control in one chip. Power switches are provided on the SMARTMOS IC configured as half-bridge outputs and three high side

switches. Other ports are also provided, which include a circuitry for EC-glass control, one Hall-effect sensor input port, one analog input port with a switched current source, one wake-up pin, and a selectable HVDD pin. An internal voltage regulator provides power to the MCU chip.

Also included in this device is a LIN physical layer, which communicates using a single wire. This enables this device to be compatible with three-wire bus systems, where one wire is used for communication, one for battery, and one for ground.

FUNCTIONAL PIN DESCRIPTION

See Figure 2, 908E622 Simplified Internal Block Diagram, page 2, for a graphic representation of the various pins referred to in the following paragraphs. Also, see the pin diagram on page 3 for a depiction of the pin locations on the package.

PORT A I/O PINS

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. PTA0: PTA4 are shared with the keyboard interrupt pins, KBD0:KBD4.

The PTA5/SPSCK pin is not accessible in this device, and is internally connected to the SPI clock pin of the analog die.

The PTA6/SS pin is not accessible in this device, and is internally connected to the SPI slave select input of the analog die.

For details, refer to the 68HC908EY16 datasheet.

PORT B I/O PINS

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. All pins are shared with the ADC module.

PTB0/AD0 is internally connected to the ADOUT pin of the analog die, allowing diagnostic measurements to be calculated; e.g., current recopy, V_{SUP}, etc.

The PTB1/AD1, PTB2/AD2, PTB6/AD6/TBCH0, PTB7/ AD7/TBCH1 pins are not accessible in this device.

For details, refer to the 68HC908EY16 datasheet.

PORT C I/O PINS

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. For example, PTC2: PTC4 are shared with the ICG module.

PTC0/MISO and PTC1/MOSI are not accessible in this device, and are internally connected to the MISO and MOSI SPI pins of the analog die.

For details, refer to the 68HC908EY16 datasheet.

PORT D I/O PINS

PTD0/TACH0/BEMF and PTD1/TACH1 are special function, bidirectional I/O port pins that can also be programmed to be timer pins.

PTD0/TACH0 pin is internally connected to the PWM input of the analog die and only accessible for test purposes (cannot be used in the application).

For details, refer to the 68HC908EY16 datasheet.

PORT E I/O PIN

PTE0/TXD and PTE1/RXD are special function, bidirectional I/O port pins that can also be programmed to be enhanced serial communication.

PTE0/TXD is internally connected to the TXD pin of the analog die. The connection for the receiver must be done externally.

PTE1/RXD is internally connected to the RXD pin of the analog die and only accessible for test purposes (cannot be used in the application).

For details, refer to the 68HC908EY16 datasheet.

EXTERNAL INTERRUPT PIN (IRQ)

The IRQ pin is an asynchronous external interrupt pin. This pin contains an internal pull-up resistor that is always activated, even when the IRQ pin is pulled LOW.

For details, refer to the 68HC908EY16 datasheet.

EXTERNAL RESET PIN (RST)

A logic [0] on the RST pin forces the MCU to a known startup state. RST is bidirectional, allowing a reset of the entire system. It is driven LOW when any internal reset source is asserted.

This pin contains an internal pull-up resistor that is always activated, even when the reset pin is pulled LOW.

For details, refer to the 68HC908EY16 datasheet.

POWER SUPPLY PINS (VSUP1:VSUP8)

VSUP1:VSUP8 are device power supply pins. The nominal input voltage is designed for operation from 12 V systems. Owing to the low ON-resistance and current requirements of the half-bridge driver outputs and high side output drivers, multiple VSUP pins are provided.

All VSUP pins must be connected to get full chip functionality.

POWER GROUND PINS (GND1:GND4)

GND1:GND4 are device power ground connections. Owing to the low ON-resistance and current requirements of the half-bridge driver outputs and high side output drivers, multiple pins are provided.

GND1 and GND2 pins must be connected to get full chip functionality.

HALF-BRIDGE OUTPUT PINS (HB1:HB4)

The 908E622 device includes power MOSFETs configured as four half-bridge driver outputs. The HB3:HB4 have a lower $R_{DS(ON)}$, to run higher currents (e.g. fold motor), than the HB1:B2 outputs.

The HB1:HB4 outputs are short-circuit and overtemperature protected, and they feature current recopy. Over-current protection is done on both high side and low side FET's. The current recopy are done on the low side MOSFETs.

HIGH SIDE OUTPUT PINS (HS1:HS3)

The HS output pins are a low $R_{DS(ON)}$ high side switches. Each HS switch is protected against over-temperature and over-current. The output is capable of limiting the inrush current with an automatic PWM or feature a real PWM capability using the PWM input.

The HS1 has a lower $R_{DS(ON)}$, to run higher currents (e.g. heater) than the HS2 and HS3 outputs.

For the HS1 two pins (HS1a:HS1b) are necessary for the current capability and have to be connected externally.

Important: The HS3 can be only used to drive resistive loads.

EC GLASS PINS (ECR, EC)

These pins are used to drive the electrochrome function on EC glass mirrors. The ECR pin is used to connect an external ballast resistor. The EC pin provides the mirror with an regulated output voltage up to 1.4 V. The output voltage can be selected by an integrated DA converter.

HALL-EFFECT SENSOR INPUT PIN (H0)

The Hall-effect sensor input pin H0 provides an input for Hall-effect sensors (2-pin or 3-pin) or a switch.

ANALOG INPUT PINS (A0, A0CST)

These pins are analog inputs with selectable current source values. The AOCST is intent to trim the A0 input.

WAKE-UP INPUT PIN (L0)

This pin is 40 V rated input. It can be used as wake-up source for a system wake-up. The input is falling or rising edge sensitive.

Important: If unused, this pin should be connected to VSUP or GND to avoid parasitic transitions. In Low Power mode, this could lead to random wake-up events.

SWITCHABLE V_{DD} OUTPUT PIN (HVDD)

The HVDD pin is a switchable VDD output for driving resistive loads requiring a regulated 5.0 V supply; e.g., 3-pin Hall-effect sensors or potentiometers. The output is short-circuit protected.

LIN BUS PIN (LIN)

The LIN pin represents the single-wire bus transmitter and receiver. It is suited for automotive bus systems and is based on the LIN bus specification.

+5.0 V VOLTAGE REGULATOR OUTPUT PIN (VDD)

The VDD pin is needed to place an external capacitor to stabilize the regulated output voltage. The VDD pin is intended to supply the embedded microcontroller.

Important The VDD pin should not be used to supply other loads; use the HVDD pin for this purpose. The VDD, EVDD and VDDA/VREFH pins must be connected together.

VOLTAGE REGULATOR GROUND PIN (VSS)

The VSS pin is the ground pin for the connection of all nonpower ground connections (microcontroller and sensors). **Important** VSS, EVSS and VSSA/VREFL pins must be connected together.

RESET PIN (RST_A)

RST_A is the bidirectional reset pin of the analog die. It is an open drain with pull-up resistor and must be connected to the RST pin of the MCU.

INTERRUPT PIN (IRQ_A)

IRQ_A is the interrupt output pin of the analog die indicating errors or wake-up events. It is an open drain with pull-up resistor and must be connected to the IRQ pin of the MCU.

ADC SUPPLY/REFERENCE PINS (VDDA/VREFH AND VSSA/VREFL)

VDDA and VSSA are the power supply pins for the analogto-digital converter (ADC).

VREFH and VREFL are the reference voltage pins for the ADC.



The supply and reference signals are internally connected. It is recommended that a high quality ceramic decoupling capacitor be placed between these pins.


For details, refer to the 68HC908EY16 datasheet.

MCU POWER SUPPLY PINS (EVDD AND EVSS)

EVDD and EVSS are the power supply and ground pins. The MCU operates from a single power supply.

Fast signal transitions on MCU pins place high, short duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU.

For details, refer to the 68HC908EY16 datasheet.



TEST MODE PIN (TESTMODE)

This pin is for test purpose only. In the application this pin must be forced to GND.

For Programming/Test this pin has to be forced to V_{DD} to bring the analog die into Test mode. In Test mode, the Reset Timeout (80 ms) is disabled and the LIN receiver is disabled

NOTE: After detecting a RESET (internal or external), the PSON bit needs to be set within 80 ms. If not the device will automatically enter sleep mode.

MCU TEST PIN (FLSVPP)


This pin is for test purposes only. This pin should be either left open (not connected) or can be connected to GND.

EXPOSED PAD PIN

The exposed pad pin on the bottom side of the package conducts heat from the chip to the PCB board. For thermal performance, the pad must be soldered to the PCB board. It is recommended that the pad be connected to the ground potential.



FUNCTIONAL INTERNAL BLOCK DESCRIPTION



SMARTMOS ANALOG CONTROL IC

INTERNAL REGULATORS & SAFETY:

VOLTAGE REGULATION

The voltage regulator circuitry provides the regulated voltage for the Analog IC, as well as the VDD/VSS rails for the core IC. The on-chip regulator consists of two elements, the main regulator, and the low voltage reset circuit. The V_{DD} regulator accepts an unregulated input supply and provides a regulated V_{DD} supply to all digital sections of the device. The output of the regulator is also connected to the VDD pin to provide the 5.0 V to the microcontroller.

SWITCHED VDD

This function provides a switchable +5.0 V V_{DD} rail for an external load.

WATCHDOG TIMER

The watchdog timer module generates a reset, in case of a watchdog timeout or wrong watchdog timer reset. A watchdog reset event will reset all registers in the SPI, excluding the RSR.

RESET, IRQ & WAKE-UP

There are several functions on the Analog IC that can generate a reset or wake-up signal to the core IC. There is a pin that is used to detect an external wake-up event. The Reset signal has many possible sources in the Analog IC circuitry. The IRQ function on the Analog IC will notify the core IC of pending system critical conditions.



CONTROL & INTERFACE:

HALL SENSOR INTERFACE

This interface can be configured to support an input pin as a general purpose input, or as a hall-effect sensor input to be able to read 3-pin / 2-pin hall sensors or switches.

SPI INTERFACE & PWM CONTROL

The SPI and PWM interfaces are mastered by the core IC (CPU), and are used to control the output functions of the Analog IC, as well as to report status and failure information of the Analog IC.

LIN INTERFACE

The LIN interface function supports the single wire bus transmit and receive capabilities. It is suited for automotive bus systems, and is based on the LIN bus/physical layer specification. The LIN driver is a low side MOSFET with slope control, internal current limitation, and thermal shutdown.

ANALOG MULTIPLEXER

To be able to have different sources for the MCU with one single signal, an analog multiplexer is integrated in the analog IC. This multiplexer has eleven different sources on the Analog IC, which can be selected with the SS[3:0] bits (through SPI communication) in the A0MUCTL register.

ANALOG INPUT W/INTEGRATED CURRENT SOURCE

The A0 pin provides a switchable current source to allow the reading of switches, NTC, etc., without the need for an additional supply line for the sensor (single wire). There are four different selectable current source values.

OUTPUTS:

HIGH SIDE DRIVERS & DIAGNOSTICS

The HS outputs are low $R_{DS(ON)}$ high side switches. Each HS switch is protected against over-temperature and overcurrent. The output is capable of limiting the inrush current with an automatic PWM, or feature a real PWM capability using the PWM input.

H-BRIDGE DRIVERS & DIAGNOSTICS

The device includes power MOSFETs configured as four half-bridge driver outputs. These outputs are short-circuit and over-temperature protected. Over-current protection is done on both high side and low side MOSFETs.

ELECTROCHROME GLASS DRIVER & DIAGNOSTICS

The driver provides a controlled voltage, in order to adjust the transparency of an electrochrome glass, and to control the reflection of a rear view mirror. The value of the voltage can be adjusted by the use of an on-chip DA converter.

MM68HC908EY16 CORE IC -

M68HC08 CPU W/ALU, RAM, FLASH ROM

This possesses the functionality of the CPU08 architecture, along with 512 bytes of RAM and 15,872 bytes of FLASH memory, with in-circuit programming.

POWER MODULE W/P0WER-ON-RESET

This block of circuitry manages the power supplied to the core IC, as well as providing POR, LVI, Watchdog timer, and MCU supervision circuitry (COP).

INTERNAL CLOCK MODULE

This module provides the clocks needed by the core IC functions, without the need for external components. Software selectable bus frequencies are available. It also provides a clock monitor function.

10-BIT ADC MODULE

This module provides an 8-channel, 10-bit successive approximation analog-to-digital converter (ADC).

I/O PORTS A, B, C, D, E

There are many I/O pins that are controlled by the CPU through the several I/O ports of the core IC.

TIMER MODULES

There are two 16-bit, 2 channel timer interface modules with selectable input capture, output compare, and PWM capabilities for each channel.

COMMUNICATION MODULES

There are several communication functions supported by the core IC, including an enhanced serial communication interface module (ESCI) for the LIN communication, and an SPI module for inter-IC communication.

RESET & IRQ

There are interrupt and reset connections between the Analog IC and the core IC, for concise control and error/ exception management.




FUNCTIONAL DEVICE OPERATION

OPERATIONAL MODES

908E622 ANALOG DIE MODES OF OPERATION

The 908E622 offers three operating modes: Normal (Run), Stop, and Sleep. In Normal mode, the device is active and is operating under normal application conditions. The Stop and Sleep modes are low power modes with wake-up capabilities. The different modes can be selected by the STOP and SLEEP bits in the System Control Register.

<u>Figure 11</u> describes how transitions are done between the different operating modes, and <u>Table 6</u>, page <u>27</u> gives an overview of the operating modes.





Normal Mode

This Mode is normal operating mode of the device. All functions and power stages are active and can be enabled/ disabled. The voltage regulator provides the +5.0 V V_{DD} to the MCU.

After a reset (e.g. Power On Reset, Wake-up from Sleep), the MCU sets the PSON bit in the System Control Register within 80 ms typical ($t_{NORMREQ}$). This is to ensure the MCU has started up and is operating correctly. If the PSON bit is not set within the required time frame, the device enters SLEEP mode to reduce power consumption (fail safe).

This MCU monitoring can be disabled, e.g. for programming by applying $\rm V_{\rm DD}$ on the TESTMODE pin.

Stop Mode

In Stop mode, the voltage regulator still supplies the MCU with V_{DD} (limited current capability). To enter the Stop mode, the STOP bit in the System Control Register has to be set and the MCU has to be stopped (see the 908EY16 datasheet for details).

Wake-up from this mode is possible by LIN bus activity or the wake-up input L0, and is maskable with the LINIE and/or LOIE bits in the Interrupt Mask Register. The analog die is generating an interrupt on IRQ_A pin to wake-up the MCU. The wake-up / interrupt source can be evaluated with the LOIF and LINIF bits in the Interrupt Flag Register.

Stop mode has a higher current consumption than Sleep mode, but allows a quicker wake-up. Additionally, the wake-



up sources can be selected (maskable) which is not possible in Sleep mode.

Figure 12 show the procedure to enter the Stop mode and how the system wakes up.




Figure 12. STOP mode Wake-up Procedure

Sleep Mode

In Sleep mode, the voltage regulator is turned off and the MCU is not supplied ($V_{DD} = 0 V$), the RST_A pin also is pulled low.

To enter the Sleep mode, the Sleep bit in the System Control Register has to be set.

Wake-up from this mode is possible by LIN bus activity or the wake-up input L0, and is not maskable. The wake-up behaves like a power on reset. The wake-up / reset source can be evaluated by the LOWF and/or LINWF bits in the Reset Status Register.

Sleep mode has a lower current consumption than Stop mode, but requires a longer time to wake-up. The wake-up sources can not be selected (not maskable).

Figure 13 show the procedure to enter the Sleep mode and how a wake-up is performed.




Figure 13. SLEEP Mode Wake-up Procedure Table 6 summarized the Operating modes.



MCU monitoring/ RST A **Device Mode** Voltage Regulator Wake-up Capabilities **Power Stages** LIN Interface Watchdog Function Output Reset N/A LOW Disabled Disabled Disabled V_{DD} ON Normal Request V_{DD} ON N/A HIGH t_{NORMREQ} (80 ms Disabled Disabled typical) time out to set PSON bit in System Control Register Normal (Run) V_{DD} ON N/A HIGH Window Watchdog Enabled Enabled active if enabled Stop V_{DD} ON with limited LIN wake-up, HIGH Disabled Disabled Recessive state with L0 state change current capability wake-up capability (SPI PSON=1)(33) V_{DD} OFF LOW Disabled Disabled Recessive state with Sleep LIN wake-up L0 state change wake-up capability

Notes

33. The SPI is still active in Stop mode. However, due to the limited current capability of the voltage regulator in Stop mode, the PSON bit has to be set before the increased current caused from a running MCU causes an LVR.

OPERATING MODES OF THE MCU

Table 6. Operating Modes Overview

For a detailed description of the operating modes of the MCU, refer to the MC68HC908EY16 datasheet.

INTERRUPTS

The 908E622 has seven different interrupt sources. An interrupt pulse on the IRQ_A pin is generated to report an event or fault to the MCU. All interrupts are maskable and can be enabled/disabled via the SPI (Interrupt Mask Register). After reset all interrupts are automatically disabled.

Low Voltage Interrupt

Low voltage interrupt (LVI) is related to external supply voltage V_{SUP} . If this voltage falls below the LVI threshold, it will set the LVIF bit in the Interrupt Flag Register. In case the low voltage interrupt is enabled (LVIE = 1), an interrupt will be initiated.

During Sleep and Stop mode the low voltage interrupt circuitry is disabled.

High Voltage Interrupt

The high voltage interrupt (HVI) is related to the external supply voltage V_{SUP} . If this voltage rises above the HVI threshold, it will set the HVIF bit in the Interrupt Flag Register. If the high voltage interrupt is enabled (HVIE = 1), an interrupt will be initiated.

During Stop and Sleep mode the HVI circuitry is disabled.

High Temperature Interrupt

The high temperature interrupt (HTI) is generated by the on chip temperature sensors. If the chip temperature is above the HTI threshold, the HTIF bit in the Interrupt Flag Register

will be set. If the high temperature interrupt is enabled (HTIE = 1), an interrupt will be initiated.

During Stop and Sleep mode the HTI circuitry is disabled.

LIN Interrupt

The LIN Interrupt is related to the Stop mode. If the LIN interrupt is enabled (LINIE = 1) in Stop mode, an interrupt is asserted if a rising edge is detected, and the bus was dominant longer than t_{PROPWL} . After the wake-up / interrupt, the LINIF is indicating the reason for the wake-up / interrupt.

Power Stage Fail Interrupt

The power stage fail flag indicates an error condition on any of the power stages (see Figure 14, page 28).

In case the power stage fail interrupt is enabled (PSFIE = 1), an interrupt will be initiated if:

During Stop and Sleep mode, the PSFI circuitry is disabled.

HO Input Interrupt

The H0 interrupt flag H0IF is set in run mode by a state change of the H0F flag (rising or falling edge on the enabled input). The interrupt function is available if the input is selected as General Purpose, or as 2-pin Hall sensor input. The interrupt is maskable with the H0IE bit in the Interrupt Mask Register.

During Stop and Sleep mode the H0I circuitry is disabled.



L0 input Interrupt

The L0 interrupt flag L0IF is set in run mode by a state change of the L0F flag (rising or falling edge). The interrupt is maskable with the L0IE bit in the interrupt mask register.

INTERRUPT FLAG REGISTER (IFR)

Register Name and Address: IFR - \$0A

	Bit7	6	5	4	3	2	1	Bit0						
Read	LOIF HOIF							LINIF 0	0		HTIF	HTIF LVIF	HVIF	PSFIF
Write	LUII	HOIF		0			11011							
Reset	0	0	0	0	0	0	0	0						

L0IF - L0 Input Flag Bit

This read/write flag is set on a falling or rising edge at the L0 input. Clear L0IF by writing a logic [1] to L0IF. Reset clears the L0IF bit. Writing a logic [0] to L0IF has no effect.

- 1 = rising or falling edge on L0 input detected
- 0 = no state change on L0 input detected

H0IF - H0 Input Flag Bit

This read/write flag is set on a falling or rising edge at the H0 input. Clear H0IF by writing a logic [1] to H0IF. Reset clears the H0IF bit. Writing a logic [0] to H0IF has no effect.

- 1 = state change on the hallflags detected
- 0 = no state change on the hallflags detected

LINIF - LIN Flag Bit

This read/write flag is set if a rising edge is detected and the bus was dominant longer than TpropWL. Clear LINIF by writing a logic [1] to LINIF. Reset clears the LINIF bit. Writing a logic [0] to LINIF has no effect.

- 1 = LIN bus interrupt has occurred
- 0 = not LIN bus interrupt occurred since last clear

HTIF - High Temperature Flag Bit

This read/write flag is set on high temperature condition. Clear HTIF by writing a logic [1] to HTIF. If a high temperature condition is still present while writing a logical one to HTIF, the writing has no effect. Therefore, a high temperature interrupt cannot be lost due to an inadvertent clearing of HTIF. Reset clears the HTIF bit. Writing a logic [0] to HTIF has no effect.

- 1 = high temperature condition has occurred
- 0 = high temperature condition has not occurred

LVIF - Low Voltage Flag Bit

This read/write flag is set on low voltage condition. Clear LVIF by writing a logic [1] to LVIF. If a low voltage condition is still present while writing a logical one to LVIF, writing has no effect. Therefore, a low voltage interrupt cannot be lost due to inadvertent clearing of LVIF. Reset clears the LVIF bit. Writing a logic [0] to LVIF has no effect.

- 1 = low voltage condition has occurred
- 0 = low voltage condition has not occurred

HVIF - High Voltage Flag Bit

This read/write flag is set on a high voltage condition. Clear HVIF by writing a logic [1] to HVIF. If a high voltage condition is still present while writing a logical one to HVIF, the writing has no effect. Therefore, a high voltage interrupt cannot be lost due to an inadvertent clearing of HVIF. Reset clears the HVIF bit. Writing a logic [0] to HVIF has no effect.

- 1 = high voltage condition has occurred
- 0 = high voltage condition has not occurred

PSFIF - Power Stage Fail Bit

This read-only flag is set on a fail condition on one of the power outputs (HBx, HSx, HVDD, EC, H0). Reset clears the PSFIF bit. Clear this flag, by writing a logic [1] to the appropriate fail flag.

- 1 = power stage fail condition has occurred
- 0 = power stage fail condition has not occurred




Figure 14. Principal Implementation of the PSFIF

INTERRUPT MASK REGISTER (IMR)

Register Name and Address: IMR - \$09

	Bit7	6	5	4	3	2	1	Bit0
Read								PSFIE
Write	L0IE	TUE	LINE	חואט	THE	LVIE	TVIE	POFIE
Reset	0	0	0	0	0	0	0	0

L0IE - L0 Input Interrupt Enable Bit

This read/write bit enables CPU interrupts by the L0 flag, L0IF. Reset clears the L0IE bit.

- 1 = interrupt requests from L0IF flag enabled
- 0 = interrupt requests from L0IF flag disabled





This read/write bit enables CPU interrupts by the Hallport flag, H0IF. Reset clears the H0IE bit.

- 1 = interrupt requests from H0IF flag enabled
- 0 = interrupt requests from H0IF flag disabled

LINIE - LIN line Interrupt Enable Bit

This read/write bit enables CPU interrupts by the LIN flag, LINIF. Reset clears the LINIE bit.

- 1 = interrupt requests from LINIF flag enabled
- 0 = interrupt requests from LINIF flag disabled

HTRD - High Temperature Reset Disable Bit

This read/write bit disables the high temperature reset function. Reset clears the HTRD bit.

- 1 = high temperature reset is disabled
- 0 = high temperature reset is enabled

Note: Disabling of the high temperature reset can lead to a destruction of the part, in cases of high temperature. This bit was foreseen for test purposes only!

HTIE - High Temperature Interrupt Enable Bit

This read/write bit enables CPU interrupts by the high temperature flag, HTIF. Reset clears the HTIE bit.

- 1 = interrupt requests from HTIF flag enabled
- 0 = interrupt requests from HTIF flag disabled

LVIE - Low Voltage Interrupt Enable Bit

This read/write bit enables CPU interrupts by the low voltage flag, LVIF.Reset clears the LVIE bit.

- 1 = interrupt requests from LVIF flag enabled
- 0 = interrupt requests from LVIF flag disabled

HVIE - High Voltage Interrupt Enable Bit

This read/write bit enables CPU interrupts by the high voltage flag, HVIF.Reset clears the HVIE bit.

- 1 = interrupt requests from HVIF flag enabled
- 0 = interrupt requests from HVIF flag disabled

PSFIE - Power Stage Fail Interrupt Enable Bit

This read/write bit enables CPU interrupts by power stage fail flag, PSFIF. Reset clears the PSFIE bit.

- 1 = interrupt requests from PSFIF flag enabled
- 0 = interrupt requests from PSFIF flag disabled

RESETS

The 908E622 has four internal and one external reset source.

Each internal reset event will cause a reset pin low for t_{RST} (1.25 ms typical), after the reset event is gone.




Figure 15. Internal Reset Routing



RESET SOURCE

High Temperature Reset

The device is protected against high temperature. When the chip temperature exceeds a certain temperature, a reset (HTR) is generated. The reset is flagged by the HTR bit in the Interrupt Flag Register. A HTR event will reset all registers in the SPI excluding the RSR.

The HTR can be disabled by the HTRD bit in the Interrupt Mask register.

Note: Disabling the high temperature reset can lead to destruction of the part, in cases of high temperature. This bit was foreseen for test purposes only!

Watchdog Reset

The Watchdog module generates a reset, because of a watchdog timeout or wrong watchdog timer reset. Reset is flagged by the WDR bit in the Reset Status Register. A Watchdog reset event will reset all registers in the SPI excluding the RSR.

Main VREG Low Voltage Reset

The LVR is related to the Main VDD. When the voltage falls below a certain threshold, it will pull down the RST_A pin. Reset is flagged by the LVR bit in the Reset Status Register. An LVR event will reset all register in the SPI, excluding the RSR.

Power On Reset

The POR is related to the internal 5.0 V supply. When the device detects a power on, the POR bit in the Reset Status Register (RSR) is set. A power on reset will reset all registers in the SPI including the RSR and set the POR bit.

The Power On Reset circuitry will force the RST_A pin low for t_{RST} after the V_{DD} has reached its nominal value (above LVR Threshold). Also see <u>Figure 10</u>, page <u>19</u>).

Reset pin / external Reset


An external reset can be applied by pulling down the RST_A pin. The reset event is flagged by the PINR bit in the reset status register.

RESET STATUS REGISTER

This register contains five flags that show the source of the last reset. A power on reset sets the POR bit and clears all other bits in the Reset Status Register. All bits can be cleared by writing a one to the corresponding bit. Uncleared bits remain set as long as they are not cleared by a power on reset or by software.

In addition the register includes two flags which will indicate the source of a wake-up from Sleep mode: Either by LIN bus activity or an event on the L0 wake-up input pin.

Register Name and Address: RSR - \$0D



POR— Power On Reset Bit

This read/write bit is set after power on. The bit is cleared by writing a logic "1" to this location.

1 = Reset due to power on

0 = no power on reset

PINR— Reset Forced from External Reset Pin Bit

This read/write bit is set after a reset was forced on the external reset RST_A pin. The bit is cleared by writing a logic "1" to this location.

1 = reset source is external reset pin

0 = no external reset

WDR— Watch Dog Reset Bit

This read/write flag is set due to watchdog timeout or a wrong watchdog timer reset. Clear WDR by writing a logic "1" to WDR.

- 1 = reset source is watchdog
- 0 = no watchdog reset

HTR— High Temperature Reset Bit

This read/write bit is set if the chip temperature exceeds a certain value. The bit is cleared by writing a logic "1" to this location.

- 1 = reset due to high temperature condition
- 0 = no high temperature reset

LVR— Low Voltage Reset Bit

This read/write bit is set if the external V_{DD} voltage coming from the main voltage regulator falls below a certain value. Bit is cleared by writing a logic "1" to this location.

- 1 = reset due to low voltage condition
- 0 = no low voltage reset

LINWF— LIN Wake-up Flag

This read/write bit is set if a bus activity was the case of an wake-up. Bit is cleared by writing a logic "1" to this location.

- 1 = Wake-up due to bus activity
- 0 = no wake-up due to bus activity

LOWF— L0 Wake-up Flag

This read/write bit is set if a event on the L0 pin caused an wake-up. Bit is cleared by writing a logic "1" to this location.

- 1 = Wake-up due to L0 pin
- 0 = no Wake-up due to L0 pin



ANALOG DIE INPUTS/OUTPUTS

LIN PHYSICAL LAYER

The LIN bus pin provides a physical layer for single-wire communication in automotive applications. The LIN physical layer is designed to meet the LIN physical layer specification.

The LIN driver is a low side MOSFET with internal current limitation and thermal shutdown. An internal pull-up resistor with a serial diode structure is integrated, so no external pullup components are required for the application in a slave mode. The fall time from dominant to recessive, and the rise time from recessive to dominant is controlled. The symmetry between both slew rate controls is guaranteed.

The slew rate can be selected for optimized operation at 10 and 20 kBit/s, as well as high baud rates for test and programming. The slew rate can be adapted with 2 bits SRS[1:0] in the System Control Register. The initial slew rate is optimized for 20 kBit/s.

The LIN pin offers high susceptibility immunity level from external disturbance, guaranteeing communication during external disturbance.

The LIN transmitter circuitry is enabled by setting the PSON bit in the System Control Register (SYSCTL).

If the transmitter works in the current limitation region, the LINCL bit in the System Status Register (SYSSTAT) is set and the LIN transceiver is disabled after a certain time.

For improved performance and safe behavior when the LIN bus shorts to Ground, or LIN bus leakage during low power mode, the internal pull-up resistor on the LIN pin is disconnected from VSUP and a small current source keeps the LIN bus at recessive level. In case of a LIN bus short to GND, this feature will reduce the current consumption in STOP and SLEEP modes.




Figure 16. LIN Interface

TXD Pin

The TXD pin is the MCU interface to control the state of the LIN transmitter (see Figure 2, page 2). When TXD is LOW, the LIN pin is low (dominant state). When TXD is HIGH, the LIN output MOSFET is turned off (recessive state). The TXD

pin has an internal pull-up current source in order to set the LIN bus to recessive state in the event, for instance, the microcontroller could not control it during system power-up or power-down.

908E622



RXD Pin

The RXD transceiver pin is the MCU interface, which reports the state of the LIN bus voltage. LIN HIGH (recessive state) is reported by a high level on RXD, LIN LOW (dominant state) by a low level on RXD.

STOP Mode and Wake-up Feature

During STOP mode operation the transmitter of the physical layer is disabled and the internal pull-up resistor is disconnected from VSUP, and a small current source keeps the LIN pin in recessive state. The receiver is still active and able to detect wake-up events on the LIN bus line.

If the LIN interrupt is enabled (LINIE bit in the Interrupt Mask register is set), a dominant level longer than t_{PROPWL} followed by an rising edge will set the LINIF flag and generate an interrupt which causes a system wake-up (see Figure 8, page 18)

SLEEP Mode and Wake-up Feature

During SLEEP mode operation, the transmitter of the physical layer is disabled and the internal pull-up resistor is disconnected from VSUP. A small current source keeps the LIN pin in recessive state. The receiver is still active to be able to detect wake-up events on the LIN bus line.


A dominant level longer than t_{PROPWL} followed by an rising edge will generate a system wake-up (reset), and set the LINWF flag in the Reset Status register (RSR). Also see Figure 9, page 18).

A0 INPUT AND ANALOG MULTIPLEXER

A0 - Analog Input

Input A0 is an analog input used for reading switches or as analog inputs for potentiometers, NTC, etc.

A0 is internally connected to the analog multiplexer. This pin offers a switchable current source. To read the Analog Input the pin, it has to be selected with the SS[3:0] bits in the A0MUCTL register.






A0 Current Source

The pin A0 provides a switchable current source, to be able to read in switches, NTC, etc., without the need of an additional supply line for the sensor. The overall enable of this feature is done by setting the PSON bit in the System Control register. In addition, the pin has to be selected with the SS[3:0] bits. The current source can be enabled with the CSON Bit, and adjusted with the bits CSSEL[1:0].

The CSSEL[1:0] bit's four different current values can be selected (40, 120, 320 and 800μ A). This function is halted during STOP and SLEEP mode operations.

The current source is derived from the V_{DD} voltage and is constant up to an output voltage of ~4.75 V.





To calibrate the current sources an extra pin (A0CST) is envisioned. On this pin, an accurate resistor can to be connected. Switching the current sources to this resistor allows the user to measure the current, and use the measured value for calculating the current on A0.

Analog Multiplexer / ADOUT Pin

The ADOUT pin is the analog output interface to the Analog-to-digital converter of the MCU. To be able to have different sources for the MCU with one single signal, an analog multiplexer is integrated in the analog die. This multiplexer has twelve different sources, which can be selected with the SS[3:0] bits in the A0MUCTL register.

Half-bridge (HB1:HB4) Current Recopy

The multiplexer is connected to the four current sense circuits on the low side FET of the half bridges. This sense circuits offers a voltage proportional to the current through the MOSFET. The resolution is depending on the CSA bit in the A0 and Multiplexer control register (A0MUCTL).

High Side (HS1:HS3) Current Recopy

The multiplexer is connected to the three high side switches. These sense circuits offer a voltage proportional to the current through the transistor.

Analog Input A0 and A0CST

A0 and A0CST are directly connected to the analog multiplexer. It offers the possibility to read analog values from the periphery.

Temperature Sensor

The analog die includes an on chip temperature sensor. This sensor offers a voltage which is proportional to the actual mean chip junction temperature.

VSUP Prescaler

The VSUP prescaler offers a possibility to measure the external supply voltage. The output of this voltage is V_{SUP} / RATIO_{VSUP}.

EC Output

The EC output is directly connected to the multiplexer to be able to read the actual voltage on the EC pin.

A0 and Multiplexer Control Register (A0MUCTL)

Register Name and	Address: A0MUCTL	- \$08
-------------------	------------------	--------

	Bit7	6	5	4	3	2	1	Bit0
Read Write	CSON	CSSEL 1	CSSEL 0	CSA	SS3	SS2	SS1	SS0
Reset	0	0	0	0	0	0	0	0

CSON — Current Source on/off

This read/write bit enables the current source for the A0 or A0CST inputs. Reset clears CSON bit.

- 1 = Current Source enabled
- 0 = Current Source disabled

CSSEL[1:0] — Current Source Select Bits

These read/write bits select the current source values for A0 or A0CST input. Reset clears CSSEL[1:0] bits.

Table 7. A0 Current Source Level Selection Bits

CSSEL1	CSSEL0	Current Source Enable (typ.)
0	0	40 µA
0	1	120 µA
1	0	320 µA
1	1	Αμ 008

CSA — H-Bridges Current Sense Amplification Select Bit

This read/write bit selects the current sense amplification of the H-bridges HB1:HB4 current recopy. Reset clears the CSA bit.

1 = low current sense amplification

0 = high current sense amplification

SS[3:0] — Analog Source Input Select Bits

These read/write bits selects the analog input source for the ADOUT pin. Reset clears the SS[3:0] bits

Table 8. Analog Multiplexer Configuration Bits

SS3	SS2	SS1	SS0	Channel
0	0	0	0	current recopy HB1
0	0	0	1	current recopy HB2
0	0	1	0	current recopy HB3
0	0	1	1	current recopy HB4
0	1	0	0	current recopy HS1



Table 8. Analog Multiplexer Configuration Bits

SS3	SS2	SS1	SS0	Channel
0	1	0	1	current recopy HS2
0	1	1	0	current recopy HS3
0	1	1	1	not used
1	0	0	0	Chip temperature
1	0	0	1	VSUP prescaler
1	0	1	0	Pin A0
1	0	1	1	Pin A0CST

Table 8. Analog Multiplexer Configuration Bits

SS3	SS2	SS1	SS0	Channel
1	1	0	0	Pin EC
1	1	0	1	not used
1	1	1	0	not used
1	1	1	1	not used

Hall-Effect Sensor Input Pin H0

The H0 pin can be configured as general purpose input (H0MS = 0), or as hall-effect sensor input (H0MS = 1), to be able to read 3-pin / 2-pin hall sensors or switches.




Figure 18. General Purpose / Hall-effect Sensor Input (H0)

Current Coded Hall sensor Input

H0 is selected as "2-pin Hall sensor input", if the corresponding H0MS bit in the H0/L0 Status and Control Register (HLSCTL) is set. In this mode, the pin current to GND is monitored by a special sense circuitry. Setting the H0EN bit in the H0/L0 Status and Control Register, switches the output to VSUP and enables the sense circuitry. The result of the sense operation is given by the H0F flag. The flag is low if the sensed current is higher than the sense current threshold $I_{\rm HSCT}$. In this configuration, the H0 pin is protected (current limitation) against a short circuit to GND.

After switching on the hallport (H0EN = "1"), the Hall sensor needs some time to stabilize the output. In RUN mode, the software has to take care about waiting for a few μ s (40) before sensing the hallflags.

The hallport output current is sensed. In case of an overcurrent (short to GND), the hallport over-current flag (H0OCF) is set and the current is limited. For proper operation of the current limitation, an external capacitor (>100 nF) close to the H0 pin is required.






Figure 19. H0 Used as 2-Pin Hall Sensor Input

General Purpose Input

H0 is selected as general purpose input, if the H0MS bit in the H0/L0 Status and Control Register (HLSCTL) is cleared. In this mode, the input is usable as a standard 5.0 V input.

The H0 input has a selectable internal pull-up resistor. The pull-up can be switched off with the H0PD bit in the H0/L0 Status and Control Register (HLSCTL). After reset, the internal pull-up is enabled.




Figure 20. H0 Used as 3-Pin Hall-effect Sensor Input

908E622






Figure 21. H0 Used to Read in Standard Switches

H0 Interrupt

The interrupt functionality on this pin is only available in RUN mode. H0 interrupt flag H0IF is set in run mode by a state change of the H0 flag (rising or falling edge on the enabled input). The interrupt function is available if the input is selected as General Purpose, or as a 2-pin Hall sensor input. The interrupt can be masked with the H0IE bit in the interrupt mask register.

Wake-up Input L0

The device provides one wake-up capable input for reading VSUP or VDD related signals.

RUN Mode

The actual input state is reflected in the L0F bit of the H0/ L0 Status and Control register (HLSCTL).

The L0 pin offers an interrupt capability on rising and falling edge. The interrupt can be enabled with the L0IE bit in the Interrupt Mask register.


STOP/SLEEP Mode

During STOP and SLEEP mode, the pin can be used to wake-up the device.

Before entering the STOP or SLEEP mode, the actual state of the input is stored. If the state is changing during in the STOP or SLEEP mode, a wake-up is initiated.

H0 / L0 Status and Control Register (HLSCTL)

Register Name and Address: HLSCTL - \$07



LOF — L0 Flag Bit

This read only flag reflects the state of the L0 input

- 1 = L0 input high
- 0 = L0 input low

H0OCF — H0 Over-current Flag Bit

This read/write flag is set with an over-current condition on H0 during 2pin Hall sensor mode. Clear H0OCF by writing a logic [1] to H0OCF. Reset clears the H0OCF bit.

- 1 = over-current condition on H0 pin has occurred
- 0 = no over-current condition on H0 pin has occurred

H0F — H0 Flag Bit

This read only flag reflects the state of the H0 input

- 1 = Hallport sensed high / current below threshold detected
- 0 = Hallport sensed low / current above threshold detected



H0EN — H0 Input 2pin Hall-effect Sensor Enable Bit

This read/write bit enables the 2-pin Hall-effect sensor sense circuitry. Reset clears the H0EN bit.

1 = Hallport H0 is switched on and sensed

0 = Hallport H0 disabled

H0PD — Hallport Pull-up Disable Bit

This read/write bit disables the H0 pull-up resistor. Reset clears the H0PD bit.

1 = Hallport pull-up resistor on H0 disabled

0 = Hallport pull-up resistor on H0 enabled

H0MS — H0 Mode Select

These read/write bits select the mode of the H0 input. Reset clears the H0MS bits.

- 1 = H0 is 2-pin hall sensor input
- 0 = H0 is general purpose input


Half-bridge Outputs

Outputs HB1:HB4 provide four low resistive half-bridge output stages. The half-bridges can be used in H-bridge, high side or low side configurations.

Reset clears all bits in the H-bridge Output Register (HBOUT), owing to the fact that all half-bridge outputs are switched off.

HB1:HB4 output features

- Short-circuit (over-current) protection on high side and low side MOSFETs
- Current recopy feature (low side MOSFET)
- · Over-temperature protection
- · Over-voltage and under-voltage protection
- · Active clamp on low side MOSFET






Half-bridge Control

Each output MOSFET can be controlled individually. The general enable of the circuitry is done by setting PSON in the System Control Register (SYSCTL). The HBx_L and HBx_H bits form one half-bridge. It is not possible to switch on both MOSFETs in one half-bridge at the same time. If both bits are set, the high side MOSFET is in PWM mode.

To avoid both MOSFETs (high side and low side) of one half-bridge being on at the same time, a break-before-make circuit exists. Switching the high side MOSFET on is inhibited, as long as the potential between gate and V_{SS} is not below a certain threshold. Switching the low side MOSFET on is blocked as long as the potential between gate and source of the high side MOSFET did not fall below a certain threshold.



HALF-BRIDGE OUTPUT REGISTER (HBOUT)



HBx_H, HBx_L — Half-bridge Output Switches

These read/write bits select the output of each half-bridge output according to the following table. Reset clears all HBx H, HBx L bits.

Table 9. Half-bridge Configuration

HBx_H	HBx_L	Mode
0	0	Low side and high side MOSFET off
0	1	High side MOSFET off, low side MOSFET on
1	0	High side MOSFET on, low side MOSFET off
1	1	High side MOSFET in PWM mode

Half-bridge PWM mode

The PWM mode is selected by setting both HBxL and HBxH of one Half-bridge to "1". In this mode, the high side MOSFET is controlled by the incoming PWM signal on the PWM pin (see Figure 2, page 2).

If the incoming signal is high, the high side MOSFET is switched on.

If the incoming signal is low, the high side MOSFET is switched off.

With the current recirculation mode control bit CRM in the Half-bridge Status and Control Register (HBSCTL), the recirculation behavior in PWM mode can be controlled. If CRM is set the corresponding low-side MOSFET is switched on if the PWM controlled high side MOSFET is off.

Half-bridge Current Recopy

Each low side MOSFET has an additional sense output to allow a current recopy feature. These sense sources are internally amplified and switched to the Analog Multiplexer.

The factor for the Current Sense amplification can be selected via the CSA bit in the A0MUCTL register (see page 32)

CSA = "1": low resolution selected

CSA = "0": high resolution selected

Half-bridge Over-temperature Protection

The outputs are protected against over-temperature conditions. Each power output comprises two different temperature thresholds.

908E622

The first threshold is the high temperature interrupt (HTI). If the temperature reaches this threshold, the HTIF bit in the Interrupt Flag Register (IFR) is set, and an interrupt will be initiated, if the HTIE bit in the Interrupt Mask register is set. In addition, this interrupt can be used to automatically turn off the power stages. This shutdown can be enabled/disabled by the HTIS0-1 bits in the System Control Register (SYSCTL).

The high temperature interrupts flag (HTIF) is cleared (and the outputs reenabled) by writing a "1" to the HTIF flag in the Interrupt Flag Register (IFR), or by a reset. Clearing this flag has no effect as long as a high temperature condition is present.

If the HTI shutdown is disabled, a second threshold high temperature reset (HTR) will be used to turn off all power stages (HB (all Fet's), HS, HVDD, EC, H0) in order to protect the device.

Half-bridge Over-current Protection

The Half-bridges are protected against short to GND, VSUP, and load shorts. The over-current protection is implemented on each HB. If an over-current condition on the high side MOSFET occurs, the high side MOSFET is automatically switched off. An over-current condition on the low side MOSFET will automatically turn off the low side MOSFET. In both cases, the corresponding HBxOCF flag in the Half-bridge Status and Control Register (HBSCTL) is set.

The over-current status flag is cleared (and the corresponding Half-bridge MOSFETs reenabled) by writing a "1" to the HBxOCF in the Half-bridge Status and Control Register (HBSCTL), or by a reset.

Half-bridge Over-voltage/Under-voltage Protection

The half-bridge outputs are protected against undervoltage and over-voltage conditions. This protection is done by the low and high voltage interrupt circuitry. If one of these flags (LVIF, HVIF) are set. The outputs are automatically disabled if the VIS bit in the System Control Register (SYSCTL) is cleared.

The over-voltage and under-voltage status flags are cleared (and the outputs reenabled) by writing a "1" to the LVIF / HVIF flags in the Interrupt Flag Register (IFR)- or by a reset. Clearing this flag has no effect as long as the high voltage or low voltage condition is still present.

Half-bridge Status and Control Register (HBSCTL)

Register Name and Address: HBSCTL - \$03

	Bit7	6	5	4	3	2	1	Bit0
Read	CRM	0	0	0	HB4 OCF	HB3 OCF	HB2 OCF	HB1 OCF
Write	ORM				UCF	UCF	UCF	001
Reset	0	0	0	0	0	0	0	0





CRM — Current Recirculation Mode bit

This read/write bit selects the recirculation mode during PWM. Reset clears the CRM bit.

1 = recirculation via switched on low side MOSFET

0 = recirculation via low side free wheeling diode

HBxOCF — Half-bridges Over-current Flag Bit

This read/write bit indicates that an over-current condition on either the LS or the HS FET on HBx has occurred. Clear HBxOCF and enable Half-bridge by writing a logic [1] to HBxOCF. Writing a logic [0] to HBxOCF has no effect. Reset clears the HBxOCF bit.

- 1 = over-current condition on HBx occurred
- 0 = no over-current condition on HBx

High Side Drivers

The high side outputs are low resistive high side switches targeted for driving lamps. The high sides are protected against over-temperature, over-current and over-voltage/ under-voltage.




Figure 23. HS Circuitry

HIGH SIDE OPERATING MODES

The high sides outputs are enabled if the PSON bit in the System Control Register (SYSCTL) is set.

Each high side output is permanently switched on, if the HSxON bit in the High Side Output Register (HSOUT) is set.

PWM control of the output is enabled, if the HSxPWM bit High Side Output Register (HSOUT) is set. In this operating mode, the high side MOSFET is on, if the input PWM signal (PWM pin) is high.

<u>Table</u> shows the behavior of the high side MOSFETs depending on the HSONx and PWMHSx bits.



Table 10. High Side Configuration Bits

HSxPWM	HSxON	Mode
0	0	High side MOSFET off
0	1	High side MOSFET on, in case of over- current the over-current flag (HSxOCF) is set and the high side MOSFET is turned off
1	0	In this mode, the PWM duty cycle is either controlled by the PWM input signal, or when the over-current shutdown value is reached by the part itself. Without reaching the over-current shutdown, the high side driver is directly driven from the PWM input signal. If the Input signal is high, the output is on. If low, the output is off (PWM control).
		If the current reaches the over-current shutdown value, the high side will be automatically turned off. With the next rising edge of the PWM input signal, the output will turn on again (current limitation). The HSxOCF bit will be set, software has to distinguish between an inrush current, and a real short on the output.
1	1	High side MOSFET is switched on and the inrush current limitation is enabled. This means the high side will start automatically with a current limitation around the over-current shutdown threshold. (PWM signal must be applied, see Figure 24) If the high side enters current limitation the HSxOCF bit is set, but the output is not disabled. The software needs to distinguish between an inrush current and a real short on the output.

High Side Over-voltage / Under-voltage Protection

The outputs are protected against under/ over-voltage conditions. This protection is done by the low and high voltage interrupt circuitry. If an over/ under-voltage condition is detected (LVIF / HVIF), and the VIS Bit is in the High Side Status Register is cleared, the output is disabled.

The over/ under-voltage status flags are cleared (and the output reenabled) by writing a logic [1] to the LVIF / HVIF

flags in the Interrupt Flag Register, or by reset. Clearing this flag has no effect as long as a high or low voltage condition is present.

HIGH SIDE OVER-TEMPERATURE PROTECTION

The outputs are protected against over-temperature conditions.

Each power output comprises two different temperature thresholds.

The first threshold is the high temperature interrupt (HTI). When the temperature reaches this threshold, the HTI bit in the interrupt flag register is set. An interrupt will be generated, When the HTIE bit in the interrupt mask register is set. In addition, this interrupt can be used to automatically turn off the power stages (all high sides, on half-bridges, just the high side FETs). This shutdown can be enabled/disabled by the HTIS0 Bit.

The high temperature interrupt flag (HTIE) is cleared (and the outputs reenabled) by writing a logic [1] to the HTIF flag in the Interrupt Status Register, or by reset. Clearing this flag has no effect, as long as a high temperature condition is present.

If the HTIS shutdown is disabled, a second threshold (HTR) will be used to turn off all power stages (HB (all FETs), HS, HVDD, EC, H0) in order to protect the device.

HIGH SIDE OVER-CURRENT PROTECTION

The HS outputs are protected against over-current. When the over-current limit is reached, the output will be automatically switched off and the over-current flag is set.

Due to the high inrush current of bulbs, a special feature was implemented to avoid an over-current shutdown during this inrush current. If a PWM frequency will be supplied to the PWM input during the switch on of a bulb, the inrush current will be limited to the over-current shutdown limit. This means, if the current reaches the over-current shutdown, the high side will be switched off, but each rising edge on the PWM input will enable the driver again. The duty cycle supplied by the MCU has no influence on the switch-on time of the high side driver.

In order to distinguish between a shutdown due to an inrush current or a real shutdown, the software checks to see if the over-current status flag (HSxOCF) in the High Side Status register is set beyond a certain period of time.






Figure 24. Inrush Current Limitation on HS Outputs

High Side Current Recopy

Each high side has an additional sense output to allow a current recopy feature. This sense source is internally connected to a shunt resistor. The drop voltage is amplified and switched to the Analog Multiplexer.

Switchable HVDD Outputs

The HVDD pin is a switchable 5.0 V output pin. It can be used for driving external circuitry which requires a 5.0 V voltage. The output is enabled with the PSON bit in the System Control register and can be switched on / off with the HVDD_ON bit in the High Side Out register. Low or high voltage conditions (LVIF / HVIF) will have no influence on this circuitry.

HVDD Over-temperature Protection

The output is protected against over-temperature conditions.

HVDD Over-current Protection

The HVDD output is protected against over-current. In case the current reach the over-current limit, the output current will be limited and the HVDDOCF over-current flag in the System Status register is set.

High Side Out Register (HSOUT)

Register Name and Address: HSOUT - \$02

	Bit7	6	5	4	3	2	1	Bit0
Read	HVDD	0	HS3P	HS2P	HS1P WM	HS3O		HS10
Write	ON		WM	WM	WM	Ν	Ν	N
Reset	0	0	0	0	0	0	0	0

HVDD-ON — HVDD On Bit

This read/write bit enables the HVDD output. Reset clears the HVDDON bit.

1 = HVDD enabled

0 = HVDD disabled

HSxON - High Side on/off Bits

These read/write bits turn on the High Side FETs permanently. Reset clears the HSxON bits.

- 1 = High Side x is turned on
- 0 = High Side x is turned off

HSxPWM — High Side PWM on/off Bits

These read/write bits enable the PWM control of the High Side FETs. Reset clears the HSxPWM bits.

- 1 = High Side x is controlled by PWM input signal
- 0 = High Side x is not controlled by PWM input signal



High Side Status Register (HSSTAT)

Bit7 6 5 4 3 2 Bit0 1 Read 0 0 0 0 HVDD HS3O HS2O HS10 OCF CF CF CF Write 0 0 0 0 0 Reset 0 0 0

Register Name and Address: HSSTAT - \$04

HSxOCF — High Side Over-current Flag Bit

This read/write flag is set by an over-current condition at the high side drivers x. Clear HSxOCF and enable the HS Driver by writing a logic [1] to HSxOCF. Writing a logic [0] to HSxOCF has no effect. Reset clears the HSxOCF bit.

- 1 = over-current condition on high side drivers has occurred
- 0 = no over-current condition on high side drivers has occurred


HVDDOCF — HVDD Output Over-current Flag Bit

This read/write flag is set by an over-current condition at the HVDD pin. Clear HVDDOCF and enable the output by writing a logic [1] to the HVDDOCF Flag. Writing a logic [0] to HVDDOCF has no effect. Reset clears the HVDDOCF bit.

- 1 = over-current condition on VDD output has occurred
- 0 = no over-current condition on VDD output has occurred

Electrochrome Circuitry

The EC glass is controlled by two transistors. T1 switches the EC glass on/off, and T2 controls the EC output voltage given by the 6-Bit DA Converter.





EC Open Load Detection

Open Load can be detected by setting ECOLT. A small current source sources a typical 200 μ A on the EC pin, and the voltage on the pin is measured. If the voltage is above the typical 2.0 V (typical 10 k threshold), the ECOLF bit in the EC Status and Control Register ECSCTL is set, indicating the open load condition.

If the Open load circuitry is activated (ECOLT=1), the EC glass is disabled.

EC Short-circuit Protection

The EC output is protected against shorts to VSUP. In case of a short-circuit, the ECOCF in the EC Status and the Control Register (ECSCTL) are set, and the EC circuitry is disabled.

908E622

42



The EC output is protected against shorts to GND. In case of a short-circuit, the ECOCF in the EC Status and the Control Register (ECSCTL) are set, and the EC circuitry is disabled.

EC Digital to Analog Converter

The EC output, and therefore the voltage on the EC glass are controlled. The EC glass circuitry has a 6-bit D/A converter to control the output voltage between 0 and 1.4 V.

EC D/A Converter Control Register (ECDACC)

Register Name and Address: ECDACC - \$06

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	ECD	ECD A4	ECD	ECD	ECD	ECD
Write			A5	A4	A3	A2	A1	A0
Reset	0	0	0	0	0	0	0	0

ECDAx — Digital to Analog Bits

These read/write bits set the output voltage on the EC pin. EC Status and Control Register (ECSCTL)

Register Name and Address: ECSCTL - \$05

	Bit7	6	5	4	3	2	1	Bit0
Read	ECO N	ECO	ECR	0	0	0	ECO	ECO LF
Write	IN		ON				CF	LF
Reset	0	0	0	0	0	0	0	0

ECON — Electrochrome Circuitry Enable Bit

This read/write bit enables transistor T2 of the electrochrome circuitry. Reset clears the ECON bit.

1 = T2 EC circuitry enabled

0 = T2 EC circuitry disabled

ECOLT — Electrochrome Circuitry Open Load Test Bit

This read/write bit enables the open load test for the electrochrome circuitry. If this bit is set, the EC Glass functionality is ceased. Reset clears the ECOLT bit.

- 1 = EC Open Load circuitry enabled
- 0 = EC Open Load circuitry disabled

ECRON — EC Resistor enable Bit

This read/write bit enables transistor T1 of the electrochrome circuitry. Reset clears the ECRON bit.

- 1 = T1 EC circuitry enabled
- 0 = T1 EC circuitry disabled

Note: Controlling the output voltage on pin EC is done by transistor T2 only. The enable of T1 will switch the V_{SUP} voltage via the external EC resistor to the EC glass.

ECOCF — EC Output Over-current Flag Bit

This read/write flag is set on short-circuit conditions at the EC output (short to VSUP/ short to GND). Clear ECOCF and enable the EC circuitry by writing a logic [1] to ECOCF. Writing a logic [0] to ECOCF has no effect. Reset clears the ECOCF bit.

- 1 = short-circuit condition on EC output detected
- 0 = no short-circuit condition on EC output detected

ECOLF — EC Open Load Flag Bit

This read/write flag is set on an open load condition of the EC output. Clear ECOLF and disable the EC circuitry by writing a logic [1] to ECOLF. Writing a logic [0] to ECOLF has no effect. Reset clears the ECOLF bit.

- 1 = open load condition on EC output detected
- 0 = no open load condition on EC output detected

System Control Register (SYSCTL)

Register Name and Address: SYSCTL - \$00

	Bit7	6	5	4	3	2	1	Bit0
Read	PSON	0	0	HTIS1	HTIS0	VIS	SRS1	SRS0
Write	1001	STOP	SLEEP	inter	11100	vio	01101	01100
Reset	0	0	0	0	0	0	0	0

PSON — Power Stages On Bit

This read/write bit enables the power stages (half-bridges, high sides, LIN transmitter, A0 Current Sources, and HVDD output). Reset clears the PSON bit.

- 1 = power stages enabled
- 0 = power stages disabled

STOP — Change to STOP Mode Bit

This write bit instructs the chip to enter Stop mode (See Operational Modes on page 25). Reset or CPU interrupt requests clear the STOP bit.

- 1 = go to Stop mode
- 0 = not in stop mode

In order to safely enter Stop mode, all other bits (Bit7-Bit2) have to be "0". Otherwise, the STOP command will not be executed.

SLEEP — Change to SLEEP Mode Bit

This write bit instructs the chip to enter Sleep mode (See Operational Modes on page <u>25</u>). Reset or CPU interrupt requests clear the SLEEP bit.

- 1 = go to Sleep mode
- 0 = not in sleep mode

In order to safely enter Sleep mode, all other bits (Bit7-Bit2) have to be "0". Otherwise the SLEEP command will not be executed.



HTIS0-1 — High Temperature Interrupt Shutdown Bits

This read/write bit selects the power stage behavior at High Temperature Interrupt (HTI). Reset clears the HTIS0-1 bits.

The HTIS0 bit selects the behavior of the high side HS1:3 and the high side FET of the half-bridges HB1:4.

- 1 = automatic HTI shutdown of the high side drivers disabled
- 0 = automatic HTI shutdown of the high side drivers enabled

The HTIS1 bit selects the behavior of the low side drivers of the half-bridges HB1:4.

- 1 = automatic HTI shutdown of the low side drivers disabled
- 0 = automatic HTI shutdown of the low side drivers enabled

The user must take care to protect the device against thermal destruction!

VIS — Over /Under-voltage Interrupt Shutdown

This read/write bit selects the power stage behavior at LVI/ HVI. Reset clears the VIS bit.

- 1 = automatic LVI/HVI shutdown disabled
- 0 = automatic LVI/HVI shutdown enabled

SRS0-1 — LIN Slew rate Select Bits


These read/write bits enable the user to select the appropriate LIN slew rate for different Baudrate configurations. Reset clears the SRS1:0 bits.

Table 11. LIN Slew Rate Selection Bits

SRS1	SRS0	Slew rate
0	0	Initial Slew Rate (20kBaud)
0	1	High Speed II (8x)
1	0	Slow Slew Rate (10kBaud)
1	1	High Speed I (4x)

The high speed slew rates are used, for example, for programming via the LIN, and are not intended for use in the application.

System Status Register (SYSSTAT)



LINCL — LIN Current Limitation Bit

This read only bit is set if the LIN transmitter operates in the current limitation region. Due to excessive power dissipation in the transmitter, the driver will be automatically turned off after a certain time.

- 1 = transmitter operating in current limitation region
- 0 = transmitter not operating in current limitation region

HTIF— Over-temperature Status Bit

This read only bit is a copy of the HTIF bit in the Interrupt Flag register

- 1 = over-temperature condition
- 0 = no over-temperature condition

VF — Voltage Failure Bit

This read only bit indicates that the supply voltage was out of the allowed range. The bit is set if either the LVIF or the HVIF in the Interrupt Flag register are set.

- 1 = low/high voltage condition detected
- 0 = no voltage failure condition detected



Figure 26. VF Flag Generation

H0F — H0 Failure Bit

This read only bit is a copy of the H0OCF bit in the H0/L0 Status and Control Register (HLSCTL)

- 1 = over-current detected on H0
- 0 = no over-current on H0

HVDDF— HVDD Failure Bit

This read only bit is a copy of the HVDDOCF bit in the High Side Status register

- 1 = HVDD pin fail
- 0 = HVDD normal operating

HSF— HS1:3 Failure Bit

This read only bit is set if a fail condition on one of the high side outputs is present

1 = HS1:3 pin fail

0 = HS1:3 normal operating




Figure 27. HSF Flag Generation



HBF— HB1:4 Failure Bit

This read only bit is set if a fail condition on one of the halfbridge outputs is present.

- 1 = HB1:4 pin over-current fail
- 0 = HB1:4 normal operating




Figure 28. HBF Flag Generation

ECF— EC pin Failure Bit

This read only bit is set if a fail condition on the electrochrome output is present

1 = EC pin fail

0 = EC normal operating



Figure 29. ECF Flag Generation

WINDOW WATCHDOG

The window watchdog is to supervise the device and to recover from (e.g. code runaways) or similar conditions.

The use of a window watchdog adds additional safety as the watchdog clear has not only to occur, but to be done at a certain time frame / window.

Normal Mode

The window watchdog function is only available in Normal mode, and is halted in Stop and Sleep mode. Upon setting the WDRE bit, the watchdog functionality is activated. Once this function is enabled, it is not possible to disable it via software. Reset clears the WDRE bit.

To prevent a Watchdog reset, the Watchdog timer has to be cleared in the Window Open frame. This is done by writing a logic "1" to the WDRST bit in the Watchdog Control register (WDCTL). The actual reset of the watchdog counter occurs at the end of the corresponding SPI transmission, with the rising edge of the \overline{SS} signal.

If the watchdog is enabled, it will generate a system reset when the timer has reached its end value, or if a watchdog reset (WDRST) has occurred in the closed window.

The watchdog period can be selected with 2 bits in the WDCTL, in order to get 10 ms, 20 ms, 40 ms, and 80 ms periods.




Figure 30. Window Watchdog Period

Stop Mode


Operations of the watchdog function is ceased in stop mode (counter/oscillator stopped). After a wake-up, the watchdog timer **is automatically cleared**, in order to give the MCU the full time to reset the watchdog.

Sleep Mode

Operations of the watchdog function are halted in sleep mode. Due to the main voltage regulator asserting an LVR reset, the Watchdog functionality is disabled, and the WDRE bit is cleared as soon as sleep mode is entered. To reenable this function bit WDRE has to be set after wake-up.

Watchdog Control Register (WDCTL)

Register Name and Address: WDCTL - \$0B



WDRE - Watchdog Reset Enable Bit

This read/write (write once) bit activates the watchdog The WDRE can only be set and can't be cleared by software. Reset clears the WDRE bit.

- 1 = Watchdog enabled
- 0 = Watchdog disabled

WDP1:0 - Watchdog Period Select Bits

This read/write bit select the clock rate of the Watchdog. Reset clears the WDP1:0 bits.

Table 12. Watchdog Period Selection Bits

WDP1	WDP0	Mode
0	0	80 ms window watchdog period
0	1	40 ms window watchdog period



Table 12. Watchdog Period Selection Bits

WDP1	WDP0	Mode
1	0	20 ms window watchdog period
1	1	10 ms window watchdog period

WDRST - Watchdog Reset Bit

This write only bit resets the Watchdog. Write a logic [1] to reset the watchdog timer.

1 = Reset WD and restart timer

0 = no effect

Voltage Regulator

The 908E622 contains a low power, low drop voltage regulator to provide internal power and external power for the MCU. The on-chip regulator consist of two elements, the main regulator, and the low voltage reset circuit.

908E622 SERIAL PHERIPHERAL INTERFACE (SPI)

The Serial Peripheral Interface (SPI) creates the communication link between the MCU and the analog die.

The interface consists of four pins

MOSI - Master Out Slave In (internal pull-down)

The V_{DD} regulator accepts an unregulated input supply and provides a regulated V_{DD} supply to all digital sections of the device. The output of the regulator is also connected to the VDD pin to provide the 5.0 V to the microcontroller.

Run Mode

During RUN mode, the main voltage regulator is on. It will provide a regulated supply to all digital sections.

STOP Mode

During STOP mode, the Stop mode regulator will take care of suppling a regulated output voltage. The Stop mode regulator has a limited output current capability.

SLEEP Mode

In Sleep mode, the main voltage regulator external V_{DD} is turned off and the LVR circuitry will force the RST_A pin low.

LOGIC COMMANDS AND REGISTERS

- · MISO Master In Slave Out
- SPSCK Serial Clock (internal pull-down)
- SS Slave Select (internal pull-up)

A complete data transfer via the SPI, consists of 2 bytes. The master sends address and data, the slave returns system status and the data of the selected address.




Figure 31. SPI Protocol

- During the inactive phase of SS, the new data transfer will be prepared. The falling edge on the SS line, indicates the start of a new data transfer (framing) and puts MISO in the low-impedance mode. The first valid data is moved to MISO with the rising edge of SPSCK.
- The MOSI and MISO will change data on a rising edge of SPSCK.
- The MOSI and MISO will be sampled on a falling edge of SPSCK.
- The data transfer is only valid, if exactly <u>16 sample clock</u> edges are present in the active phase of <u>SS</u>.
- After a write operation the transmitted data will be latched into the register, by the rising edge of SS.



- Register read data is internally latched into the SPI, at the time when the parity bit is transferred
- SS high will force MISO to a high-impedance

Master Address Byte

A4 - A0

includes the address of the desired register.

R/W

includes the information if it is a read or a write operation.

- If R/W = 1 (read operation), second byte of master contains no valid information, slave just transmits back register data.
- If R/W = 0 (write operation), master sends data to be written in the second byte, slave sends concurrently contents of selected register prior to write operation, write data is latched in the SMARTMOS registers on rising edge of SS.

Parity P

completes the total number of 1 bits of (R/W,A[4-0]) to an even number. e.g. $(R/W,A[4-0]) = 100001 \rightarrow P0 = 0$.

The parity bit is only evaluated during write operations and ignored for read operations.

Bit X

not used

Master Data Byte

This byte includes data to be written or no valid data during a read operation.

Slave Status Byte

This byte always includes the contents of the system status register (\$0C), independent if it is a write or read operation, or which register was selected.

Slave Data Byte

This byte includes the contents of selected register, during write operation in includes the register content prior to write operation.

SPI REGISTER OVERVIEW

Table 13 SUMMARIZES THE SPI REGISTER ADDRESSES AND THE BIT NAMES OF EACH REGISTER.

Addr	Register Name	R/W	Bit								
Auui	Register Hume	N/ W	7	6	5	4	3	2	1	0	
\$00		R	PSON	0	0	HTIS1	HTIS0	VIS	SRS1	SRS0	
	(SYSCTL)	W		STOP	SLEEP						
\$01	Half-bridge Output	R	HB4_H	HB4_L	HB3_H	HB3_L	HB2_H	HB2_L	HB1_H	HB1_L	
	(HBOUT)	W									
\$02	High Side Output	R	HVDDON	0	HS3PWM	HS2PWM	HS1PWM	HS3ON	HS2ON	HS10N	
	(HSOUT)	W									
\$03	Half-bridge Status and	R	CRM	0	0	0	HB4OCF	HB3OCF	HB2OCF	HB10CF	
	Control (HBSCTL)	W									
\$04	High Side Status and	R	HVDDOCF	0	0	0	0	HS3OCF	HS2OCF	HS10CF	
	Control (HSSCTL)	W									
\$05	EC Status and Control	R	ECON	ECOLT	ECRON	0	0	0	ECOCF	ECOLF	
	(ECSCTL)	W									
\$06	EC Digital to Analog	R	0	0	ECDAC5	ECDAC4	ECDAC3	ECDAC2	ECDAC1	ECDAC0	
	Control (ECDACC)	W									
\$07	H0/L0 Status and	R	L0F	0	0	H0OCF	H0F	H0EN	H0PD	H0MS	
	Control (HLSCTL)	W									

Table 13. SPI Register Overview



Table 13. SPI Register Overview

\$08	A0 and Multiplexer	R	CSON	CSSEL1	CSSEL0	CSA	SS3	SS2	SS1	SS0
	Control (A0MUCTL)	W								
\$09	Interrupt Mask	R	LOIE	H0IE	LINIE	HTRD	HTIE	LVIE	HVIE	PSFIE
	(IMR)	W								
\$0A	,	R	L0IF	H0IF	LINIF	0	HTIF	LVIF	HVIF	PSFIF
	(IFR)	W								
\$0B	Watchdog Control	R	WDRE	WDP1	WDP0	0	0	0	0	0
	(WDCTL)	W								WDRST
\$0C	System Status	R	LINCL	HTIF	VF	H0F	HVDDF	HSF	HBF	ECF
	(SYSSTAT)	W								
\$0D	Reset Status (RSR)	R	POR	PINR	WDR	HTR	LVR	0	LINWF	LOWF
		W								
\$0E	System Test	R	reserved							
	(SYSTEST)	W								
\$0F	System Trim 1	R	HVDDT1	HVDDT0	reserved	reserved	itrim3	itrim2	itrim1	itrim0
	(SYSTRIM1)	W								
\$10	System Trim 2	R	0	0	0	0	0	0	0	0
	(SYSTRIM2)	W	CRHBHC1	CRHBHC0	CRHB5	CRHB4	CRHB3	CRHB2	CRHB1	CRHB0
\$11	System Trim 3	R	0	0	0	0	0	0	0	0
	(SYSTRIM3)	W	CRHBHC3	CRHBHC2	CRHS5	CRHS4	CRHS3	CRHS2	CRHS1	CRHS0

Factory TRIMMING AND CALIBRATION

To enhance the ease-of-use of the 908E622, various parameters (e.g. ICG trim value) are stored in the flash memory of the device. The following flash memory locations are reserved for this purpose and might have a value different from the "empty" (\$FF) state:

- \$FD80:\$FDDF Trim and Calibration Values
- \$FFFE:\$FFFF Reset Vector

In the event the application uses these parameters, one has to take care not to erase or override these values. If these parameters are not used, these flash locations can be erased and otherwise used.

Trim Values

The usage of the trim values located in the flash memory is explained by the following.

Internal Clock Generator (ICG) Trim Value

The internal clock generator (ICG) module is used to create a stable clock source for the microcontroller, without using any external components. The untrimmed frequency of the low frequency base clock (IBASE) will vary as much as ± 25 percent due to process, temperature, and voltage dependencies. To compensate these dependencies, a ICG trim value is located at address \$FDC2. After trimming, the ICG is in a range of typ. $\pm 2\%$ ($\pm 3\%$ max.) at nominal conditions (filtered (100 nF), and stabilized (4.7 μ F)

908E622

 V_{DD} = 5.0 V, $T_{AMBIENT}$ ~25°C), and will vary over temperature and voltage (V_{DD}), as indicated in the 68HC908EY16 datasheet.

To trim the ICG, this value has to be copied to the ICG Trim Register ICGTR at address \$38 of the MCU.

Important The value has to copied after every reset.

Watchdog Period Range Value (AWD Trim)

The window watchdog supervises device recovery (e.g. from code runaways).

The application software has to clear the watchdog within the open window. Due to the high variation of the watchdog period, and therefore the reduced width of the watchdog window, a value is stored at address FDCF. This value classifies the watchdog period into 3 ranges (Range 0, 1, 2). It allows the application software to select one of three time intervals to clear the watchdog based on the stored value. The classification is done in a way that the application software can have up to ±19% variation of the of optimal clear interval, e.g. caused by ICG variation.

Effective Open Window

Having a variation in the watchdog period in conjunction with a 50% open window, results in an effective open window, which can be calculated by:

latest window open time: t_open = t_wd max / 2 earliest window closed time: t_closed = t_wd min

Optimal Clear Interval

The optimal clear interval, meaning the clear interval with the biggest possible variation to latest window open time, and to the earliest window closed time, can be calculated with the following formula:

Table 14.	Window	Clear	Interval

	Window Clea	ar Interv	al					ſ		
Window Range	Period Select bits	Wat	chdog Period	t_wd	Effecti	ve Open Wind	low	Optima	al Clear Int	terval
\$FDCF	WDP1:0	0 min. max. Unit t_open t_clo	t_closed	Unit	t_opt	Unit	max. variation			
0	00	68	92	ms	46	68	ms	57	ms	±19.3%
	01	34	46		23	34		28.5		
	10	17	23		11.5	17		14.25		
	11	8.5	11.5		5.75	8.5		7.125		
1	00	92	124	ms	62	92	ms	77	ms	±19.5%
	01	46	62		31	46		38.5		
	10	23	31		15.5	23		19.25		
	11	11.5	15.5		7.75	11.5		9.625		
2	00	52	68	ms	34	52	ms	43	ms	±20.9%
	01	26	34		17	26		21.5		
	10	13	17		8.5	13		10.75		

4.25

Analog Die System Trim Values

11

For improved application performance, and to ensure the outlined datasheet values, the analog die needs to be trimmed. For this purpose, 3 trim values are stored in the Flash memory at addresses \$FDC4 - \$FDC6. These values have to be copied into the analog die SPI registers:

6.5

8.5

- copy \$FDC4 into SYSTRIM1 register \$0F
- copy \$FDC5 into SYSTRIM2 register \$10
- copy \$FDC6 into SYSTRIM3 register \$11

Note: These values have to be copied to the respective SPI register after a reset, to ensure proper trimming of the device.

System Test Register (SYSTEST)

Register	Name	and	Address:	SYS	TEST	- \$0E
----------	------	-----	----------	-----	------	--------

	Bit7	6	5	4	3	2	1	Bit0
Read	reser ved	reser						
Write	ved	ved	ved	ved	ved	ved	ved	ved
Reset	0	0	0	0	0	0	0	0

Note: do not write to the reserved bits

The System Test Register is reserved for production testing and is not allowed to be written into.

5.375

System Trim Register 1 (SYSTRIM1)

6.5

t_opt = t_open + (t_open+t_closed) / 2

See Table 14 to select the optimal clear interval for the

watchdog based on the Window No. and chosen period.

Register Name and Address: IBIAS - \$0F

	Bit7	6	5	4	3	2	1	Bit0
Read Write	HVD DT1	HVD DT0	0 reser ved	0 reser ved	ITRI M3	ITRI M2	ITRI M1	ITRI M0
Reset	0	0	0	0	0	0	0	0

Note: do not change (set) the reserved bits

HVDDT1:0 - HVDD Over-current Shutdown Delay Bits

These read/write bits allow changing the filter time (for capacitive load) for the HVDD over-current detection. Reset clears the HVDDT1:0 bits an sets the delay to the maximum value.

HVDDT1	HVDDT0	typical Delay
0	0	950µs
0	1	536µs
1	0	234µs
1	1	78µs

Table 15. HVDD Over-current Shutdown Selection Bits

ITRIM3:0 - IRef Trim Bits

These write only bits are for trimming the internal current references IRef (also A0, A0CST). The provided trim values have to be copied into these bits after every reset. Reset clears the ITRIM3:0 bits.

Table 16. IRef Trim Bits

itrim3	itrim2	itrim2	itrim0	Adjustment
0	0	0	0	0
0	0	0	1	2%
0	0	1	0	4%
0	0	1	1	8%
0	1	0	0	12%
0	1	0	1	-2%
0	1	1	0	-4%
0	1	1	1	-8%
1	0	0	0	-12%

System Trim Register 2 (SYSTRIM2)

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	0	0	0	0	0	0
Write	CRH BHC 1	CRH BHC 0	CRH B5	CRH B4	CRH B3	CRH B2	CRH B1	CRH B0
Reset	0	0	0	0	0	0	0	0

Register Name and Address: IFBHBTRIM - \$10

CRHBHC1:0 - Current Recopy HB1:2 Trim Bits

These write only bits are for trimming the current recopy of the half-bridge HB1 and HB2 (CSA=0). The provided trim values have to be copied into these bits after every reset. Reset clears the CRHBHC1:0 bits.

Table 17. Current Recopy Trim for HB1:2 (CSA=0)

CRHBHC1	CRHBHC0	Adjustment
0	0	0
0	1	-10%
1	0	5%
1	1	10%

CRHB5:3 - Current Recopy HB3:4 Trim Bits

These write only bits are for trimming the current recopy of the half-bridge HB3 and HB4 (CSA=1). The provided trim values have to be copied into these bits after every reset. Reset clears the CRHB5:3 bits.

Table 18. Current Recopy Trim for HB3:4 (CSA=1)

CRHB5	CRHB4	CRHB3	Adjustment
0	0	0	0
0	0	1	-5%
0	1	0	-10%
0	1	1	-15%
1	0	0	reserved
1	0	1	5%
1	1	0	10%
1	1	1	15%


CRHB2:0 - Current Recopy HB1:2 Trim Bits

These write only bits are for trimming of the current recopy of the half-bridge HB1 and HB2 (CSA=1). The provided trim values have to be copied into these bits after every reset. Reset clears the CRHB2:0 bits.

Table 19. Current Recopy Trim for HB1:2 (CSA=1)

CRHB2	CRHB1	CRHB0	Adjustment
0	0	0	0
0	0	1	-5%
0	1	0	-10%
0	1	1	-15%
1	0	0	reserved
1	0	1	5%
1	1	0	10%
1	1	1	15%





	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	0	0	0	0	0	0
Write	CRH BHC 3	CRH BHC 2	CRH S5	CRH S4	CRH S3	CRH S2	CRH S1	CRH S0
Reset	0	0	0	0	0	0	0	0

Register Name and Address: IFBHSTRIM - \$11

CRHBHC3:2 - Current Recopy HB3:4 Trim Bits

These write only bits are for trimming the current recopy of the half-bridge HB3 and HB4 (CSA=0). The provided trim values have to be copied into these bits after every reset. Reset clears the CRHBHC3:2 bits.

CRHBHC3	CRHBHC2	Adjustment
0	0	0
0	1	-10%
1	0	5%
1	1	10%

CRHS5:3 - Current Recopy HS2:3 Trim Bits

These write only bits are for trimming the current recopy of the high side HS2 and HS3. The provided trim values have to be copied into these bits after every reset. Reset clears the CRHS5:3 bits.

Table 21.	Current Recopy	Trim	for	HS2:3
-----------	----------------	------	-----	-------

CRHS5	CRHS4	CRHS3	Adjustment
0	0	0	0
0	0	1	-5%
0	1	0	-10%
0	1	1	-15%
1	0	0	reserved
1	0	1	5%
1	1	0	10%
1	1	1	15%

CRHS2:0 - Current Recopy HS1 Trim Bits

These write only bits are for trimming the current recopy of the high side HS1. The provided Trim values have to be copied into these bits after every reset. Reset clears the CRHS2:0 bits.

Table 22. Current Recopy Trim for HS1

CRHS2	CRHS1	CRHS0	Adjustment
0	0	0	0
0	0	1	-5%
0	1	0	-10%
0	1	1	-15%
1	0	0	reserved
1	0	1	5%
1	1	0	10%
1	1	1	15%



TYPICAL APPLICATIONS

DEVELOPMENT SUPPORT

As the 908E622 has the MC68HC908EY16 MCU embedded, typically all the development tools available for the MCU also apply for this device. However, due to the additional analog die circuitry and the nominal +12 V supply voltage, some additional items have to be considered:

- nominal 12 V rather than 5.0 or 3.0 V supply
- high voltage V_{TST} might be applied not only to IRQ pin, but IRQ A pin
- MCU monitoring (Normal request timeout) has to be disabled

For a detailed information on the MCU related development support see the MC68HC908EY16 datasheet section development support.

The programming is principally possible at two stages in the manufacturing process, first on chip level, before the IC is soldered onto a pcb board, and second after the IC is soldered onto the pcb board.

Chip Level Programming

At the Chip level, the easiest way is to only power the MCU with +5.0 V (see Figure 32), and not to provide the analog chip with VSUP. In this setup, all the analog pins should be left open (e.g. VSUP[1:8]), and interconnections between the MCU and analog die have to be separated (e.g. IRQ - IRQ_A).

This mode is well described in the MC68HC908EY16 datasheet - section development support.




Figure 32. Normal Monitor Mode Circuit (MCU only)

Of course its also possible to supply the whole system with V_{SUP} instead (12 V), as described in Figure 33, page 53.

PCB Level Programming

If the IC is soldered onto the pcb board, its typically not possible to separately power the MCU with +5.0 V. The whole system has to be powered up and providing V_{SUP} (see Figure 33).








Figure 33. Normal Monitor Mode Circuit

<u>Table 23</u> summarizes the possible configurations and the necessary setups.

Table 23. Monitor Mode Signal Requirements and Options

Mode	IRQ	RST	TEST	Reset	Serial Communication		Serial Communication						ICG	СОР	Normal Request	Comr	nunication S	peed
mode		NO1	MODE	Vector	PTA0	PTA1	PTB3			001	Time-out	External Clock	Bus Frequency	Baud Rate				
Normal Monitor	V _{TST}	V _{DD}	1	х	1	0	0	1	OFF	disabled	disabled	9.8304 MHz	2.4576 MHz	9600				
Forced	V_{DD}	V _{DD}	1	\$FFFF	1	0	x	x x	OFF	disabled	disabled	9.8304 MHz	2.4576 MHz	9600				
Monitor	GND	• UD		(blank)		0	Χ	~	ON	disabled	disabled	_	Nominal 1.6MHz	Nominal 6300				
User	V _{DD}	V _{DD}	0	not \$FFFF (not blank)	X	х	х	х	ON	enabled	enabled	_	Nominal 1.6MHz	Nominal 6300				

Notes

34. PTA0 must have a pullup resistor to V_{DD} in monitor mode

35. External clock is a 4.9152 MHz, 9.8304 MHz or 19.6608 MHz canned oscillator on OCS1

36. Communication speed with external clock is depending on external clock value. Baud rate is bus frequency / 256

37. X = don't care

38. V_{TST} is a high voltage V_{DD} + 3.5 V \leq $V_{TST} \leq$ V_{DD} + 4.5 V

EMC/EMI RECOMMENDATIONS

This paragraph gives some device specific recommendations to improve EMC/EMI performance. Further generic design recommendations can be e.g. found on the Freescale web site www.freescale.com.

VSUP Pins (VSUP[1:8])

Its recommended to place a high quality ceramic decoupling capacitor close to the VSUP pins to improve EMC/EMI behavior.

908E622



LIN Pin

For DPI (Direct Power Injection) and ESD (Electrostatic Discharge), it is recommended to place a high quality ceramic decoupling capacitor near the LIN pin. An additional varistor will further increase the immunity against ESD. A ferrite in the LIN line will suppress some of the noise induced.

Voltage Regulator Output Pins (VDD and VSS)

Use a high quality ceramic decoupling capacitor to stabilize the regulated voltage.

MCU Digital Supply Pins (EVDD and EVSS)

Fast signal transitions on MCU pins place high, shortduration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU. It is recommended that a high quality ceramic decoupling capacitor be placed between these pins.

MCU Analog Supply Pins (VREFH/VDDA and VREFL/ VSSA)

To avoid noise on the analog supply pins, its important to take special care on the layout. The MCU digital and analog supplies should be tied to the same potential via separate traces and connected to the voltage regulator output.

Figure 34 and Figure 35 show the recommendations on schematics and layout level, and Table 24 indicates recommended external components and layout considerations.




Figure 34. EMC/EMI recommendations






Figure 35. PCB Layout Recommendations

Table 24. Component Value Recommendation

Component	Recommended Value ⁽³⁹⁾	Comments / Signal routing
D1		reverse battery protection
C1	Bulk Capacitor	
C2	100 nF, SMD Ceramic, Low ESR	Close to VSUP pins with good ground return
C3	100 nF, SMD Ceramic, Low ESR	Close (<3.0 mm) to digital supply pins (EVDD, EVSS) with good ground return.
		The positive analog (VREFH/ VDDA) and the digital (EVDD) supply should be connected right at the C3.
C4	4,7 uF, SMD Ceramic, Low ESR	Bulk Capacitor
C5	180 pF, SMD Ceramic, Low ESR	Close (<5.0 mm) to LIN pin.
		Total Capacitance on LIN has to be below 220pF.
		$(C_{total} = C_{LIN-Pin} + C5 + C_{Varistor} \sim 10 \text{ pF} + 180 \text{ pF} + 15 \text{ pF})$
V1 ⁽⁴⁰⁾	Varistor Type TDK AVR-M1608C270MBAAB	Optional (close to LIN connector)
L1 ⁽⁴⁰⁾	SMD Ferrite Bead Type TDK MMZ2012Y202B	Optional, (close to LIN connector)

Notes

39. Freescale does not assume liability, endorse, or want components from external manufactures that are referenced in circuit drawings or tables. While Freescale offers component recommendations in this configuration, it is the customer's responsibility to validate their application.


40. Components are recommended to improve EMC and ESD performance.



PACKAGING

PACKAGE DIMENSIONS


Important For the most current revision of the package, visit <u>www.freescale.com</u> and do a keyword search on the 98A drawing number: 98ASA10712D.



1	FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANIC	AL OUTLINE	PRINT VERSION NO	T TO SCALE
	TITLE: 54LD SOIC W/B, 0.6	DOCUMENT NO): 98ASA10712D	REV: O	
	4.5 X 9.8 ÉXPOSEI	CASE NUMBER	2: 1823–01	17 NOV 2005	
	CASE-OUTLIN	STANDARD: NO	N-JEDEC		

EK SUFFIX (Pb-free) 54-PIN SOICW-EP 98ASA10712D ISSUE 0





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANIC	AL OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: 54LD SOIC W/B, 0.65	5 PITCH	DOCUMENT NO): 98ASA10712D	REV: 0
4.5 X 9.8 EXPOSED PAD, CASE-OUTLINE		CASE NUMBER	: 1823–01	17 NOV 2005
		STANDARD: NO	N-JEDEC	1

EK SUFFIX (Pb-free) 54-PIN SOICW-EP 98ASA10712D ISSUE 0



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS B AND C TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.46 mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- 7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.3 mm FROM THE LEAD TIP.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. THIS DIMENSION IS DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTER-LEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- 10 These dimensions define the primary solderable surface area.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANIC	AL OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: 54LD SOIC W/B, 0.65 PITCH 4.5 X 9.8 EXPOSED PAD, CASE-OUTLINE		DOCUMENT NO	: 98ASA10712D	REV: O
		CASE NUMBER	: 1823–01	17 NOV 2005
		STANDARD: NO	N-JEDEC	

EK SUFFIX (Pb-free) 54-PIN SOICW-EP 98ASA10712D ISSUE 0

58

ADDITIONAL INFORMATION

THERMAL ADDENDUM

INTEGRATED QUAD H-BRIDGE, TRIPLE HIGH-SIDE AND EC GLASS DRIVER WITH EMBEDDED MCU AND LIN FOR MIRROR

Thermal Addendum

Introduction

This thermal addendum ia provided as a supplement to the MM908E622 technical data sheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application and packaging information is provided in the data sheet.

Package and Thermal Considerations

This MM908E622 is a dual die package. There are two heat sources in the package independently heating with P_1 and P_2 . This results in two junction temperatures, T_{J1} and T_{J2} , and a thermal resistance matrix with $R_{\theta JAmn}$.

For m, n = 1, $R_{\theta JA11}$ is the thermal resistance from Junction 1 to the reference temperature while only heat source 1 is heating with P_1 .

For m = 1, n = 2, $R_{\theta,JA12}$ is the thermal resistance from Junction 1 to the reference temperature while heat source 2 is heating with P_2 . This applies to $R_{\theta,J21}$ and $R_{\theta,J22}$, respectively.

 $\begin{cases} T_{J1} \\ T_{J2} \end{cases} = \begin{bmatrix} R_{\theta JA11} & R_{\theta JA12} \\ R_{\theta JA21} & R_{\theta JA22} \end{bmatrix} \cdot \begin{cases} P_1 \\ P_2 \end{cases}$

The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment. Stated values were obtained by measurement and simulation according to the standards listed below.


Standards

Table 25. Thermal Performance Comparison

Thermal	1 = Power Chip, 2 = Logic Chip [°C/W]						
Resistance	m = 1, n = 1	m = 1, n = 2 m = 2, n = 1	m = 2, n = 2				
R _{0JAmn} ⁽¹⁾⁽²⁾	23	20	24				
R _{0JBmn} ⁽²⁾⁽³⁾	9.0	6.0	10				
R _{θJAmn} ⁽¹⁾⁽⁴⁾	52	47	52				
R _{0JCmn} ⁽⁵⁾	1.0	0	2.0				

Notes

- 1. Per JEDEC JESD51-2 at natural convection, still air condition.
- 2s2p thermal test board per JEDEC JESD51-7and JESD51-5.
- 3. Per JEDEC JESD51-8, with the board temperature on the center trace near the power outputs.
- 4. Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
- 5. Thermal resistance between the die junction and the exposed pad, "infinite" heat sink attached to exposed pad.






Figure 36. Thermal Land Pattern for Direct Thermal Attachment Per JEDEC JESD51-5






Figure 37. Thermal Test Board

Device on Thermal Test Board

Material:	Single layer printed circuit board FR4, 1.6 mm thickness Cu traces, 0.07 mm thickness
Outline:	80 mm x 100 mm board area, including edge connector for thermal testing
Area A :	Cu heat-spreading areas on board surface
Ambient Conditions	: Natural convection, still air

Table 26. Thermal Resistance Performance


Thermal	Area A (mm ²)	1 = Power Chip, 2 = Logic Chip (°C/W)		
Resistance		m = 1, n = 1	<i>m</i> = 1, <i>n</i> = 2 <i>m</i> = 2, <i>n</i> = 1	m = 2, n = 2

Table 26. Thermal Resistance Performance


$R_{\theta JAmn}$	0	53	48	53
	300	39	34	38
	600	35	30	34
$R_{ ext{ heta}JSmn}$	0	21	16	20
	300	15	11	15
	600	14	9.0	13

 $R_{\theta JA}$ is the thermal resistance between die junction and ambient air.

 $R_{\theta JSmn}$ is the thermal resistance between die junction and the reference location on the board surface near a center lead of the package. This device is a dual die package. Index *m* indicates the die that is heated. Index *n* refers to the number of the die where the junction temperature is sensed.









908E622



REVISION HISTORY

REVISION	DATE	DESCRIPTION OF CHANGES
2.0	6/2008	 Added Revision History Changed STOP Mode Total Output Current on page 9 from 850 to 1100µA Changed Sense Current Hysteresis on page 13 from 800 to 650µA Changed Normal Request Timeout on page 16 from 124 to 150ms Updated Freescale form and style to the current format Updated package drawing Added Functional Internal Block Description section
3.0	4/2012	 Added MM908E622ACPEK/R2 to the ordering information Removed MM908E622ACDWB/R2 from the ordering information Updated Freescale form and style to the current format



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorlQ, Qorivva, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, Processor expert, QorlQ Qonverge, QUICC Engine, Ready Play, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.

Document Number: MM908E622 Rev. 3.0 4/2012

