Ordering Information


Part Number	Voltage	Temperature Range	Package	Lead Finish
MIC33050-CYHL	1.0V	–40° to +125°C	12-Pin 3mm x 3mm $MLF^{\ensuremath{\mathbb{R}}}$	Pb-Free
MIC33050-4YHL	1.2V	–40° to +125°C	12-Pin 3mm x 3mm $MLF^{\mathbb{R}}$	Pb-Free
MIC33050-GYHL	1.8V	–40° to +125°C	12-Pin 3mm x 3mm MLF [®]	Pb-Free
MIC33050-SYHL	3.3V	–40° to +125°C	12-Pin 3mm x 3mm $MLF^{\ensuremath{\mathbb{R}}}$	Pb-Free
MIC33050-AYHL	ADJ	–40° to +125°C	12-Pin 3mm x 3mm MLF [®]	Pb-Free

Notes:

1. Other output voltage options available. Please contact Micrel for details.


2. MLF[®] is a green RoHS-compliant package. Lead finish is NiPdAu. Mold compound is Halogen Free.

Pin Configuration



12-Pin 3mm x 3mm MLF[®] (HL) Fixed Output

Top View



12-Pin 3mm x 3mm MLF[®] (HL) Adjustable Output

Top View

Pin Number (Fixed)	Pin Number (Adj)	Pin Name	Pin Function
1	1	VIN	Supply Voltage (Input): Requires bypass capacitor-to-GND.
2	2	PGND	Power Ground.
3, 4, 5, 6	3, 4, 5, 6	SW	Switch (Output): Internal power MOSFET output switches.
7, 8	7, 8	OUT	Output after the internal inductor.
9	9	EN	Enable (Input): Logic low will shut down the device, reducing the quiescent current to less than $4\mu A$. Do not leave floating.
10	10	SNS	Input to the error amplifier. Connect to the external resistor divider network to see the output voltage. For fixed output voltages connect V_{OUT} (internal resistor network sets the output voltage).
11	-	CFF	Feed forward capacitor connected to out sense pin.
_	11	FB	Feedback voltage. Connect a resistor divider from output to ground to set the output voltage.
12	12	AGND	Analog ground.
EP	EP	ePad	Exposed Heatsink Pad. Connect to power ground for best thermal performance.

Pin Description

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V _{IN})	6V
Output Switch Voltage (V _{SW})	6V
Output Switch Current (I _{SW})	
Logic Input Voltage (V _{EN})	
Storage Temperature Range (T _s) ESD Rating ⁽³⁾	–65°C to +150°C
ESD Rating ⁽³⁾	ESD Sensitive

Operating Ratings⁽²⁾

Supply Voltage (V _{IN})	2.7V to 5.5V
Logic Input Voltage (V _{EN})	0.3V to V _{IN}
Junction Temperature (T _J)	
Thermal Resistance	
3mm x 3mm MLF [®] -12 (θ_{JA})	60°C/W

Electrical Characteristics⁽⁴⁾

 $T_A = 25^{\circ}C \text{ with } V_{IN} = V_{EN} = 3.6V; C_{FF} = 560 \text{pF}; C_{OUT} = 4.7 \mu\text{F}; I_{OUT} = 20 \text{mA unless otherwise specified.}$ Bold values indicate $-40^{\circ}C \leq T_J \leq +125^{\circ}C.$

Parameter	Condition	Min.	Тур.	Max.	Units
Supply Voltage Range		2.7		5.5	V
Undervoltage Lockout Threshold	(turn-on)	2.45	2.55	2.65	V
UVLO Hysteresis			100		mV
Quiescent Current, Hyper LL mode	I _{OUT} = 0mA ; V _{SNS} > 1.2*V _{OUT} nominal		20	32	μA
Shutdown Current	V _{IN} = 5.5V; V _{EN} = 0V		0.01	4	μA
Output Voltage Accuracy	V _{IN} = 3.0V; I _{LOAD} = 20mA	-2.5		+2.5	%
Current Limit in PWM Mode	$SNS = 0.9*V_{NOM}$	0.65	1	1.7	Α
Output Voltage Line Regulation	V _{IN} = 3.0V to 5.5V; I _{LOAD} = 20mA		0.5		%/V
Output Voltage Load Regulation	20mA < I _{LOAD} < 500mA,		0.3		%
Feedback Voltage	V _{IN} = 3.0V; I _{OUT} = 20mA	390	400	410	mV
Maximum Duty Cycle	$SNS \leq V_{NOM}$	80	89		%
PWM Switch ON-Resistance	I _{SW} = 100mA PMOS I _{SW} = -100mA NMOS		0.45 0.5		Ω
Frequency	I _{LOAD} = 120mA		4		MHz
Soft-Start Time	V _{OUT} = 90%		650		μs
Enable Threshold	(turn-on)	0.5	0.8	1.2	V
Enable Hysteresis			35		mV
Enable Input Current			0.1	2	μA
Over-temperature Shutdown			165		°C
Over-temperature Shutdown Hysteresis			20		°C

Notes:


1. Exceeding the absolute maximum rating may damage the device.

2. The device is not guaranteed to function outside its operating rating.


3. Devices are ESD sensitive. Handling precautions recommended. Human body model, $1.5k\Omega$ in series with 100pF.

4. Specification for packaged product only.


Typical Characteristics




Typical Characteristics (Continued)




Functional Characteristics




Functional Characteristics (Continued)




Functional Diagram



MIC33050 Fixed Output Block Diagram





Functional Description

VIN

VIN provides power to the MOSFETs for the switch mode regulator section and to the analog supply circuitry. Due to the high switching speeds, it is recommended that a 2.2μ F or greater capacitor be placed close to VIN and the power ground (PGND) pin for bypassing. Refer to the PCB Layout Recommendations for details.

EN

The enable pin, EN, controls the on and off state of the device. A high logic on the enable pin activates the regulator while a low logic deactivates it. MIC33050 features built-in soft-start circuitry that reduces in-rush current and prevents the output voltage from overshooting at start-up. Do not leave floating.

SW

The pins at the switch node, SW, connect directly to the internal inductor which provides the switching current necessary to operate in PWM mode. Due to the high-speed switching on this pin, the switch node should be routed away from sensitive nodes such as the CFF and FB pins.

OUT

The OUT pin is for the output voltage following the internal inductor of the device. Connect an output filter capacitor equal to 2.2μ F or greater to this pin.

SNS

The sense pin, SNS, is needed to sense the output voltage at the output filter capacitor. In order for the control loop to monitor the output voltage accurately it is good practice to sense the output voltage at the positive side of the output filter capacitor where voltage ripple is smallest.

CFF


The CFF pin is connected to the SNS pin of MIC33050 with a feed-forward capacitor of 560pF. The CFF pin itself is compared with the internal reference voltage (V_{REF}) of the device and provides the control path to control the output. V_{REF} is equal to 400mV. The CFF pin is sensitive to noise and should be place away from the SW pin. Refer to the layout recommendations for details.

FB

The feedback pin is provided for the adjustable output version. An external resistor divider network is connected from the output and is compared to the internal 400mV internal reference voltage within the control loop.

The output voltage, of the circuit below, may be calculated via the following equation:

$$V_{OUT} = 0.4V \times \left(1 + \frac{R1}{R2}\right)$$



PGND

Power ground (PGND) is the ground path for high current. The current loop for the power ground should be as small as possible and separate from the analog ground (AGND) loop. Refer to the PCB Layout Recommendations for more details.

AGND

Signal ground (AGND) is the ground path for the biasing and control circuitry. The current loop for the signal ground should be separate from the PGND loop. Refer to the PCB Layout Recommendations for more details.

Applications Information

Input Capacitor

A minimum of 2.2μ F ceramic capacitor should be placed close to the VIN pin and PGND pin for bypassing. X5R or X7R dielectrics are recommended for the input capacitor. Y5V dielectrics, aside from losing most of their capacitance over temperature, they also become resistive at high frequencies. This reduces their ability to filter out high frequency noise.

Output Capacitor

The MIC33050 was designed for use with a 2.2μ F or greater ceramic output capacitor. A low equivalent series resistance (ESR) ceramic output capacitor either X7R or X5R is recommended. Y5V and Z5U dielectric capacitors, aside from the undesirable effect of their wide variation in capacitance over temperature, become resistive at high frequencies.

Compensation

The MIC33050 is designed to be stable with an internal inductor with a minimum of $2.2\mu F$ ceramic (X5R) output capacitor.


Efficiency Considerations

Efficiency is defined as the amount of useful output power, divided by the amount of power supplied.

Efficiency (%) =
$$\left(\frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I_{IN}}\right) \times 100$$

Maintaining high efficiency serves two purposes. It reduces power dissipation in the power supply, reducing the need for heat sinks and thermal design considerations and it reduces consumption of current for battery powered applications. Reduced current draw from a battery increases the devices operating time and is critical in hand held devices.

There are two types of losses in switching converters; DC losses and switching losses. DC losses are simply the power dissipation of I^2R . Power is dissipated in the high side switch during the on cycle. Power loss is equal to the high side MOSFET R_{DSON} multiplied by the square of the Switch Current. During the off cycle, the low side N-channel MOSFET conducts, also dissipating power. Device operating current also reduces efficiency. The product of the quiescent (operating) current and the supply voltage is another DC loss. The current required driving the gates on and off at a constant 4MHz frequency and the switching transitions make up the switching losses.



The Figure above shows an efficiency curve. From 1µA to 100mA, efficiency losses are dominated by quiescent current losses, gate drive and transition losses. By using the HyperLight Load[®] mode, the MIC33050 is able to maintain high efficiency at low output currents.

Over 100mA, efficiency loss is dominated by MOSFET RDSON and inductor losses. Higher input supply voltages will increase the Gate-to-Source threshold on the internal MOSFETs, thereby reducing the internal RDSON. This improves efficiency by reducing DC losses in the device. All but the inductor losses are inherent to the device. In which case, inductor selection becomes increasingly critical in efficiency calculations. As the inductors are reduced in size, the DC resistance (DCR) can become quite significant. The DCR losses can be calculated as follows:

$$L_{PD} = I_{OUT}^2 \times DCR$$

From that, the loss in efficiency due to inductor resistance can be calculated as follows;

Efficiency Loss (%) =
$$\left[1 - \left(\frac{V_{OUT} \times I_{OUT}}{V_{OUT} \times I_{OUT} + L_{PD}}\right)\right] \times 100$$


Efficiency loss due to DCR is minimal at light loads and gains significance as the load is increased. Inductor selection becomes a trade-off between efficiency and size in this case.

HyperLight Load Mode

The MIC33050 uses a minimum on and off time proprietary control loop. When the output voltage falls below the regulation threshold, the error comparator begins a switching cycle that turns the PMOS on and keeps it on for the duration of the minimum-on-time. When the output voltage is over the regulation threshold, the error comparator turns the PMOS off for a minimum-offtime. The NMOS acts as an ideal rectifier that conducts when the PMOS is off. Using a NMOS switch instead of a diode allows for lower voltage drop across the switching device when it is on. The asynchronous switching combination between the PMOS and the NMOS allows the control loop to work in discontinuous mode for light load operations. In discontinuous mode, MIC33050 works in pulse frequency modulation (PFM) to regulate the output. As the output current increases, the switching frequency increases. This improves the efficiency of the MIC33050 during light load currents. As the load current increases, the MIC33050 goes into continuous conduction mode (CCM) at a constant frequency of 4MHz. The equation to calculate the load when the MIC33050 goes into continuous conduction mode may be approximated by the following formula:

$$I_{\text{LOAD}} = \left(\frac{(V_{\text{IN}} - V_{\text{OUT}}) \times D}{2L \times f} \right)$$

MIC33050 Typical Application Circuit (Fixed Output)



Bill of Materials

ltem	Part Number	Manufacturer	Description	Qty
C1, C2	C1608X5R0J475K	TDK ⁽¹⁾	4.7µF Ceramic Capacitor, 6.3V, X5R, Size 0603	2
C3	C1608C0G1H561J	TDK ⁽¹⁾	560pF Ceramic Capacitor, 50V, NPO, Size 0603	1
R1	CRCW0603100KFKEA	Vishay ⁽²⁾	100kΩ, Tolerance 1%, Size 0603	1
U1	MIC33050-xYHL	Micrel, Inc. ⁽³⁾	4MHz Internal Inductor PWM Buck Regulator with HyperLight Load [®] Mode	1


Notes:

1. TDK: <u>www.tdk.com</u>.

2. Vishay: <u>www.vishay.com</u>.

3. Micrel, Inc: <u>www.micrel.com</u>.

MIC33050 Typical Application Circuit (Adjustable)



Bill of Materials

ltem	Part Number	Manufacturer	Description	Qty
C1, C2	C1608X5R0J475K	TDK ⁽¹⁾	4.7µF Ceramic Capacitor, 6.3V, X5R, Size 0603	2
C3	C1608C0G1H121J	TDK ⁽¹⁾	120pF Ceramic Capacitor, 50V, NPO, Size 0603	1
R1, R3	CRCW0603100KFKEA	Vishay ⁽²⁾	100kΩ, Tolerance 1%, Size 0603	2
R2	CRCW0603348KFKEA	Vishay ⁽²⁾	348kΩ, Tolerance 1%, Size 0603	1
U1	MIC33050-AYHL	Micrel, Inc. ⁽³⁾	4MHz Internal Inductor PWM Buck Regulator with HyperLight Load [®]	1


Notes:

1. TDK: www.tdk.com

2. Vishay: www.vishay.com


3. Micrel, Inc: www.micrel.com

PCB Layout Recommendations (Fixed)




Bottom Layer

PCB Layout Recommendations (Adjustable)



Package Information



MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2007 Micrel, Incorporated.