ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)	
V _C C	0.3V to 6.0V
All Other Inputs	$0.3V$ to $(V_{CC} + 0.3V)$
Input Current, VCC, SRT	20mA
Output Current, RESET or RESET	20mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
SOT143-4 (derate 4mW/°C above +70°C)	320mW
Operating Temperature Range	40°C to +125°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = \text{full range}, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_A = +25^{\circ}\text{C}.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
V _{CC} Range		$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		1.0		5.5	V		
VCC hange				1.2		5.5	, v		
Comple Company		MAX82_L/M/P, V _{CC} = 5.5V, I _{OUT} = 0	T _A = +25°C		2.5	7.0	μΑ		
	loo		$T_A = T_{MIN}$ to T_{MAX}			12			
Supply Current	Icc	MAX82_R/S/T/U, V _{CC} = 5.5V, I _{OUT} = 0	T _A = +25°C		1.8	5.5			
			TA = TMIN to TMAX			9			
		MAYOO I	$T_A = +25^{\circ}C$	4.56	4.63	4.70			
		MAX82_L	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	4.50		4.75			
		MAYOO M	T _A = +25°C	4.31	4.38	4.45	1		
		MAX82_M	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	4.25		4.50			
		MAY00 D	T _A = +25°C	3.97	4.00	4.04			
		MAX82_P	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	3.91		4.09	- V		
Donat Throubald (Note 1)	\/	MAX82_T	T _A = +25°C	3.04	3.08	3.11			
Reset Threshold (Note 1)	VTH		$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	3.00		3.15			
		MAX82_S	T _A = +25°C	2.89	2.93	2.96			
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.85		3.00			
		MAX82_U	T _A = +25°C	2.74	2.78	2.81			
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.70		2.85			
		MAX82 R	T _A = +25°C	2.59	2.63	2.66			
		IVIAA02_N	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.55		2.70			
Reset Threshold Tempco					30		ppm/°C		
V _{CC} to Reset Delay (Note 1)		V _{CC} falling at 1mV/μs			50		μs		
Reset Active Timeout Period	t _{RP}	SRT = GND		0.5	0.8	1	ms		
		SRT = V _{CC}		20 32 100 160	32	40			
		SRT = unconnected			160	200			
SRT Input Current (Note 2)		RESET = low for MAX821, RESET = high for MAX822	SRT = GND	-100			μΑ		
			SRT = V _{CC}			100			
		THE THE THE THE TANK OF THE TA	SRT = unconnected	-1		1			
	VIL	DECET I AMANGO	4			0.07V _{CC}			
SRT Input Threshold	VIH	RESET = low for MAX821, RESET = high for MAX822		0.9V _{CC}			V		
	VOPEN	- TIEDET - HIGH TOT WIANOZZ			0.5V _{CC}		7		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = full range, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C.)$


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SRT Input Capacitance (Note 3) (see Setting the Reset Timeout Delay section)		Internal				20	pF
RESET Output Voltage (MAX821)		MAX821L/M/P only, ISINK = 3.2mA, VCC = VTH(MIN)				0.4	_
	VoL	MAX821R/S/T/U only, I _{SINK} = 1.2mA, V _{CC} = V _{TH(MIN)}				0.3	
		ISINK = 50µA	$T_A = 0$ °C to +70°C, $V_{CC} \ge 1$ V			0.3	V
			$T_A = -40$ °C to $+85$ °C, $V_{CC} \ge 1.2$ V			0.3	
		MAX821L/M/P only, I _{SOURCE} = 800μA, V _{CC} ≥ V _{TH(MAX)}		V _{CC} -1.5			
		MAX821R/S/T/U only, I _{SOURCE} = 500μA, V _{CC} ≥ V _{TH(MAX)}		0.8V _{CC}			
RESET Output Voltage (MAX822)	V _{OL}	MAX822L/M only, I _{SINK} = 3.2mA, V _{CC} = VTH(MAX)				0.4	
		MAX822R/S/T only, I _{SINK} = 1.2mA, V _{CC} = V _{TH(MAX)}				0.3	V
	V _{OH}	I _{SOURCE} = 150µA, 1.4V ≤ V _{CC} ≤ V _{TH(MIN)}		0.8V _{CC}			

Note 1: RESET output for MAX821; RESET output for MAX822.


Note 2: During reset active timeout period only.


Note 3: Guaranteed by design.


Typical Operating Characteristics



 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$










MIXIM


Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$









Pin Description

P	N	NAME	FUNCTION	
MAX821	MAX822	NAME	FUNCTION	
1	1	GND	Ground	
2	-	RESET	Active-Low Reset Output. RESET is low while V _{CC} is below the reset threshold. It remains low for the reset timeout period after the reset condition is terminated. The reset timeout period is determined by the SRT input.	
_	2	RESET	Active-High Reset Output. RESET is high while V _{CC} is below the reset threshold. It remains high for the reset timeout period after the reset condition is terminated. The reset timeout period is determined by the SRT input.	
3	3	SRT	Set Reset Timeout Input. Connect to GND for 1ms (max) delay; connect to V _{CC} for 20ms (min) delay; leave unconnected for 100ms (min) delay.	
4	4	Vcc	Supply Voltage	

· _______/N/X///

Detailed Description

Reset Output

A microprocessor's (µP's) reset input starts the µP in a known state. These µP supervisory circuits assert reset to prevent code-execution errors during power-up, power-down, or brownout conditions. They also provide a reset timeout delay that is pin programmable to 1ms (max), 20ms (min), or 100ms (min). This feature allows flexibility in designing bar-code scanners, hand-held devices, and other applications that require quick or nonstandard power-up times.

The MAX821's $\overline{\text{RESET}}$ output is guaranteed to be a logic low for V_{CC} > 1V. Once V_{CC} exceeds the reset threshold, an internal timer keeps $\overline{\text{RESET}}$ low for the reset timeout period, as determined by the Set Reset Timeout (SRT) input. See the Setting the Reset Timeout Delay section.

If a brownout condition occurs (VCC dips below the reset threshold), RESET goes low. Any time VCC goes below the reset threshold, the internal timer resets to zero, and RESET goes low. The internal timer begins counting after VCC returns above the reset threshold, and RESET remains low for the reset timeout period.

The MAX822 has an active-high RESET output that is the inverse of the MAX821's RESET output.

Setting the Reset Timeout Delay

Use the three-level Set Reset Timeout (SRT) input to set the reset timeout delay. Connect SRT to GND for a 1ms (max) delay; connect it to V_{CC} for a 20ms (min) delay; or leave it unconnected for a 100ms (min) delay.

If you choose to drive the SRT pin with an external signal, make sure the signal source can charge/discharge the capacitance on SRT quickly enough (<500µs) to avert an unintended reset timeout delay.

To ensure proper operation when selecting the 100ms timeout (SRT = unconnected), minimize capacitive loading on the SRT pin (< 200pF). Excessive capacitive loading can select an unintended faster timeout mode.

Reset Threshold Accuracy

The MAX821/MAX822 are designed to meet their worst-case specifications over their entire operating temperature range. Choose a reset threshold guaranteed to assert at a voltage below the power supply's regulation range and above the minimum specified operating voltage range for the system's ICs.




Figure 1. Maximum Transient Duration Without Causing a Reset Pulse vs. Comparator Overdrive

Applications Information

Negative-Going Vcc Transients

While designed to issue a reset to the microprocessor (μP) during power-up, power-down, and brownout conditions, the MAX821/MAX822 are relatively immune to short-duration, negative-going VCC transients (glitches).

Figure 1 shows the maximum transient duration vs. reset comparator overdrive for which the MAX821/MAX822 typically do not generate a reset pulse. This graph was generated using a negative-going pulse applied to VCC, starting above the actual reset threshold and ending below it by the magnitude indicated (reset comparator overdrive). The graph indicates the typical maximum pulse width a negative-going VCC transient may have without causing a reset pulse to be issued. As the magnitude of the transient increases (goes farther below the reset threshold), the maximum allowable pulse width decreases. Typically, for the MAX821/MAX822, a VCC transient that goes 100mV below the reset threshold and lasts 12µs or less will not cause a reset pulse to be issued. A 0.1µF capacitor mounted as close as possible to VCC can provide additional transient immunity, if desired.

Ensuring a Valid \overline{RESET} Output Down to VCC = 0V

When VCC falls below 1V, the MAX821 \overline{RESET} output no longer sinks current—it becomes an open circuit. Therefore, high-impedance CMOS logic inputs connected to the \overline{RESET} output can drift to undetermined voltages. This presents no problem in most applications, since most μP and other circuitry is inoperative with VCC below 1V. However, in applications where the \overline{RESET} output must be valid down to 0V, adding a pull-down resistor to the \overline{RESET} pin will cause any stray leakage currents to flow to ground, holding \overline{RESET} low (Figure 2a). R1's value is not critical; 100k Ω is large enough not to load \overline{RESET} , and small enough to pull \overline{RESET} to ground.

A 100k Ω pull-up resistor to V_{CC} is also recommended for the MAX822 if RESET is required to remain valid for V_{CC} < 1V (Figure 2b).

Interfacing to µPs with Bidirectional Reset Pins

μPs with bidirectional reset pins (such as the Motorola 68HC11 series) can contend with the MAX821 reset output. For example, if the MAX821 RESET output is asserted high and the μP wants to pull it low, indeterminate logic levels may result. To correct such cases, connect a $4.7 k\Omega$ resistor between the MAX821 RESET output and the μP reset I/O (Figure 3). Buffer the reset output to other system components.

Chip Information

TRANSISTOR COUNT: 492




Figure 2. $\overline{RESET}/RESET$ Valid to V_{CC} = Ground Circuit





Figure 3. Interfacing to μPs with Bidirectional Reset I/O

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

7 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600