# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer

## **Absolute Maximum Ratings**

V <sub>CC</sub> 0.3V to +6.0V	Continuous Power Dissipation (T <sub>A</sub> = +70°C)
Open-Drain RESET, WDO, PFO0.3V to +6.0V	8-Pin SOT23 (derate 8.9mW/°C above +70°C)714mW
Push-Pull RESET, RESET, WDO, PFO0.3V to (V <sub>CC</sub> + 0.3V)	Operating Temperature Range40°C to +125°C
MR, WDI, PFI, RST_IN1, RST_IN20.3V to (V <sub>CC</sub> + 0.3V)	Junction Temperature+150°C
Input Current (V <sub>CC</sub> )20mA	Storage Temperature Range65°C to +150°C
Output Current (O, WDO)20mA	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Electrical Characteristics**

 $(V_{CC}$  = +4.25V to +5.5V for L/M versions,  $V_{CC}$  = +2.55V to +3.6V for the T/S/R versions,  $V_{CC}$  = +2.1V to +2.75V for the Z/Y versions.  $T_A$  = -40°C to +125°C, unless otherwise specified. Typical values are at  $T_A$  = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS
Operating Voltage Dange	.,	T <sub>A</sub> = 0°C to +125°C	$T_A = 0$ °C to +125°C			5.5	V
Operating Voltage Range	V <sub>CC</sub>	T <sub>A</sub> = -40°C to +125°C		1.2		5.5	V
		V <sub>CC</sub> < 5.5V, no load			12	25	μA
Supply Current MR Unconnected	Icc	V <sub>CC</sub> < 3.6V, no load			9	20	
Wirk Gricolinicotou		V <sub>CC</sub> < 3.6V, no load (MAX	6708 only)		6	20	
		MAY670 L/MAY670 AL	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.50	4.63	4.75	
		MAX670_L/MAX670_AL	T <sub>A</sub> = -40°C to +125°C	4.47		4.78	
		MAY670 M/MAY670 AM	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.25	4.38	4.50	
		MAX670_M/MAX670_AM	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	4.22		4.53	
		MANAGO TAMANGO AT	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	3.00	3.08	3.15	]
		MAX670_T/MAX670_AT	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.97		3.17	
V <sub>CC</sub> Reset Threshold	.,,	NAAVC70 C/NAAVC70 AC	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		3.00	V	
(V <sub>CC</sub> falling)	V <sub>TH</sub>	MAX670_S/MAX670_AS	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		3.02		
		$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ 2.	2.55	2.63	2.70		
		MAX670_R/MAX670_AR	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.53		3.02 3.02 3.2.70 2.72 2.38 2.40	
		NAAVC70 7/NAAVC70 A7	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.25 2.32 2.38	2.38		
		MAX670_Z/MAX670_AZ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	2.24		2.40		
		MAX670_Y/MAX670_AY	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.12	2.19	2.25	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.11		2.27	
Reset Threshold Temperature Coefficient	ΔV <sub>TH</sub>				60		ppm/°C
V <sub>CC</sub> to Reset Output Delay		V <sub>CC</sub> falling at 10mV/μs			12		μs
D (T) (D )	,		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	140	0 200 280	280	
Reset Timeout Period	t <sub>RP</sub>		T <sub>A</sub> = -40°C to +125°C	120		300	ms
V <sub>CC</sub> Falling to WDO Delay		MAX6701(A)/MAX6702(A)/MAX6703(A)/MAX6705(A)/ MAX6706(A)/MAX6707(A)			5		μs
PFI, RST_IN1, RST_IN2		\\ -40\\\\-55\\	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	602	618	634	\/
Threshold		$V_{CC}$ = 1.8V to 5.5V	T <sub>A</sub> = -40°C to +125°C	593		642	mV
PFI Hysteresis					6		mV

# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer

### **Electrical Characteristics (continued)**

 $(V_{CC}$  = +4.25V to +5.5V for L/M versions,  $V_{CC}$  = +2.55V to +3.6V for the T/S/R versions,  $V_{CC}$  = +2.1V to +2.75V for the Z/Y versions.  $T_A$  = -40°C to +125°C, unless otherwise specified. Typical values are at  $T_A$  = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
PFI, RST_IN1, RST_IN2		(1) ( 0)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-50		+50			
Leakage Current		(Note 2)	T <sub>A</sub> = -40°C to +125°C	-200		+200	nA		
PFI to PFO Delay	t <sub>PF</sub>				1		μs		
MR Input Voltage	V <sub>IL</sub>				0.	3 x V <sub>CC</sub>	V		
MR Input Voltage	V <sub>IH</sub>			0.7 x V <sub>0</sub>	CC		V		
MR Minimum Input Pulse				1			μs		
MR Glitch Rejection					100		ns		
MR to Reset Delay	t <sub>MD</sub>				200		ns		
V <sub>CC</sub> Rising to WDO Delay		\	702(A)/MAX6703(A)/ 706(A)/MAX6707(A)		100		ns		
MR Pullup Resistance				25	50	75	kΩ		
Watahdag Timogut Pariod	<b>t</b>	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	C	1.12	1.6	2.4	6		
Watchdog Timeout Period	t <sub>WD</sub>	$T_A = -40^{\circ}C \text{ to } +125$	°C	0.96		2.52	S		
WDI Pulse Width	t <sub>WDI</sub>	(Note 2)		50			ns		
WDI Input Voltago	V <sub>IL</sub>				0.	3 x V <sub>CC</sub>	V		
WDI Input Voltage	V <sub>IH</sub>			0.7 x V <sub>0</sub>	CC		V		
WDI Input Current	I <sub>WDI</sub>	V <sub>WDI</sub> = 0V or V <sub>CC</sub>		-1		+1	μΑ		
DECET WDO Output Low		$V_{CC} \ge 1.0V$ , $I_{SINK} = 50\mu A$ , output asserted $(T_A = 0^{\circ}C \text{ to } +125^{\circ}C)$				0.3			
RESET, WDO Output Low (Push-Pull or Open Drain)	V <sub>OL</sub>	V <sub>CC</sub> ≥ 1.2V, I <sub>SINK</sub> = 100μA, output asserted				0.3	V		
(i doir i dir or open Brain)		V <sub>CC</sub> ≥ 2.55V, I <sub>SINK</sub> = 1.2mA, output asserted				0.3			
			= 3.2mA, output asserted			0.4			
PFO Output Low			= 200µA, output asserted			0.3			
(Push-Pull or Open Drain)	·		V <sub>CC</sub> ≥ 2.55V, I <sub>SINK</sub> = 1.2mA, output asserted			0.3	V		
·			= 3.2mA, output asserted			0.4			
RESET, WDO, PFO Output	V <sub>OH</sub>		CE = 500μA, output not asserted	0.8 x V <sub>0</sub>			V		
High (Push-Pull Only)	0	V <sub>CC</sub> ≥ 4.75V, I <sub>SOUR</sub>	CE = 800μA, output not asserted	0.8 x V <sub>0</sub>	CC				
RESET, WDO, PFO Output Open-Drain Leakage Current	I <sub>LKG</sub>	V <sub>CC</sub> > V <sub>TH</sub> , output	not asserted			1.0	μΑ		
DECET Outsut High		$V_{CC} \ge 1.0V$ , $I_{SOURCE} = 1\mu A$ , reset asserted $(T_A = 0^{\circ}C \text{ to } +125^{\circ}C)$		0.8 x V <sub>0</sub>	CC				
RESET Output High (Push-Pull Only)	V <sub>OH</sub>		CE = 50μA, reset asserted	0.8 x V <sub>0</sub>			V		
(. 2011 an 0111y)			RCE = 500µA, reset asserted	0.8 x V <sub>0</sub>					
			RCE = 800µA, reset asserted	0.8 x V <sub>0</sub>	CC				
RESET Output Low	V <sub>OL</sub>		= 1.2mA, reset not asserted			0.3	V		
(Push-Pull Only)		V <sub>CC</sub> ≥ 4.75V, I <sub>SINK</sub>	= 3.2mA, reset not asserted			0.4	).4		


Note 1: Over-temperature limits are guaranteed by design and not production tested. Devices are tested at  $T_A = +25$ °C.

Note 2: Guaranteed by design. Not production tested.

# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer

## **Typical Operating Characteristics**

(TA = +25°C, unless otherwise noted.)



# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer

# **Pin Description**

	PIN		PIN			
MAX6701(A) MAX6702(A) MAX6703(A)	MAX6704	MAX6705(A) MAX6706(A) MAX6707(A)	MAX6708	NAME	FUNCTION	
1	1	1	1	MR	Active-Low, Manual Reset Input, Internal $50k\Omega$ Pullup to $V_{CC}$ . Pull low to force a reset. Reset remains active as long as $\overline{\text{MR}}$ is low and the reset timeout period after $\overline{\text{MR}}$ goes high. Leave unconnected or connect to $V_{CC}$ if unused. $\overline{\text{WDO}}$ deasserts when $\overline{\text{MR}}$ is low (MAX6701(A)/ MAX6702(A)/MAX6703(A)/ MAX6705(A)/ MAX6707(A) only)	
2	2	2	2	VCC	Supply Voltage for MAX6701–MAX6708 and Input for Primary Reset Threshold Monitor. Push-pull outputs are powered by V <sub>CC</sub> .	
3	3	3	3	GND	Ground	
_	4	4	4	PFI	Power-Fail Voltage Monitor Input. High-impedance input for internal power-fail comparator. Connect this pin to an external resistive-divider network to set the reset threshold voltage; 0.62V (typ) threshold. Connect to GND or $V_{CC}$ when not used.	
_	5	5	5	PFO	Power-Fail Monitor Output. Open drain or push-pull active low. PFO goes low when PFI is less than 0.62V.	
6	6	6	_	WDI	Watchdog Input. If WDI remains high or low for longer than the watchdog timeout period, the internal watchdog timer runs out and \$\overline{WDO}\$ is asserted. \$\overline{WDO}\$ is asserted low after each watchdog overflow and remains low until the watchdog timer is cleared (the reset output is not affected). The internal watchdog timer clears whenever a \$V_{CC}/RST_IN1/RST_IN2\$ reset is asserted, the manual reset is asserted, or \$WDI\$ sees a rising or falling edge. The watchdog timer remains cleared until the reset output is deasserted. On the MAX6704, \$\overline{RESET}\$ pulse asserts for the reset timeout period after each watchdog timeout overflow. The watchdog timer cannot be disabled.	
			6	N.C.	No Connection. Not internally connected.	
7	7	7	7	RESET	Active-Low Reset Output (Open Drain or Push-Pull). RESET changes from high to low when the V <sub>CC</sub> input drops below the selected reset threshold (or RST_IN1/RST_IN2 for the MAX6701(A)/MAX6702(A)/MAX6703(A), MR is pulled low, or the watchdog triggers a reset (MAX6704 only). RESET remains low for the reset timeout period after the reset conditions are terminated.	

# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer

### **Pin Description (continued)**

	Р	IN			
MAX6701(A) MAX6702(A) MAX6703(A)	MAX6704	MAX6705(A) MAX6706(A) MAX6707(A)	MAX6708	NAME	FUNCTION
8	_	8	_	WDO	Active-Low Watchdog Output (Open Drain or Push-Pull). $\overline{WDO}$ is asserted whenever the watchdog times out and $V_{CC}$ or the reset inputs are below their respective thresholds. $\overline{WDO}$ deasserts after a valid WDI transition without a reset timeout period. In the A versions, $\overline{WDO}$ deasserts without a timeout delay when $V_{CC}$ , RST_IN1, and RST_IN2 rises above its threshold. Pull $\overline{MR}$ low to assert $\overline{WDO}$ (MAX6701/MAX6702/MAX6703/MAX6705/MAX6706/MAX6707 only). Pull $\overline{MR}$ low to deassert $\overline{WDO}$ (MAX6701(A)/MAX6702(A) / MAX6703(A)/ MAX6705(A)/MAX6706(A)MAX6707(A) only)
7*	8	7*	8	RESET	Active-High Reset Output (Push-Pull). RESET changes from low to high when the $V_{CC}$ input drops below the selected reset threshold (or RST_IN1/RST_IN2 for MAX6701(A)/MAX6702(A)/ MAX6703(A), MR is pulled low, or the watchdog triggers a reset (MAX6704 only). RESET remains high for the reset timeout period after the reset conditions are terminated.
4	_	_	_	RST_IN1	Input for User-Adjustable $V_{CC2}$ Monitor. High-impedance input for second internal reset comparator. Connect this pin to an external resistive-divider network to set the reset threshold voltage; 0.62V (typ) threshold. Connect to $V_{CC}$ when not used. Reset is asserted when either $V_{CC}$ , RST_IN1, or RST_IN2 are below threshold.
5	_	_	_	RST_IN2	Input for User-Adjustable $V_{CC3}$ Monitor. High-impedance input for third internal reset comparator. Connect this pin to an external resistive-divider network to set the reset threshold voltage; 0.62V (typ) threshold. Connect to $V_{CC}$ when not used. Reset is asserted when either $V_{CC}$ , RST_IN1, or RST_IN2 are below threshold.

<sup>\*</sup>RESET active-high for the MAX6702(A)/MAX6706(A).

## **Detailed Description**

Figures 1, 2, and 3 are functional diagrams for the MAX6705(A)/MAX6706(A)/MAX6707(A), MAX6704/MAX6708, and MAX6701(A)/MAX6702(A)/MAX6703(A), respectively.

### **Reset Output**

A microprocessor's ( $\mu$ P's) reset input starts the  $\mu$ P in a known state. The MAX6701–MAX6708 assert reset during power-up and prevent code execution errors during power-down or brownout conditions.

On power-up, once  $V_{CC}$  reaches 1V,  $\overline{\text{RESET}}$  is a guaranteed logic-low of 0.4V or less. As  $V_{CC}$  rises,

RESET stays low. After V<sub>CC</sub>, RST\_IN1, or RST\_IN2 rise above the reset threshold, an internal timer holds RESET low for about 200ms. RESET pulses low whenever V<sub>CC</sub> dips below the reset threshold, including brownout conditions. If a brownout occurs in the middle of a previously initiated reset pulse, the pulse continues for at least another 140ms. On power-down, once V<sub>CC</sub> falls below the reset threshold, RESET stays low and is guaranteed to be 0.4V or less, until V<sub>CC</sub> drops below 1V. The MAX6702(A)/MAX6704/MAX6706(A)/MAX6708 active-high RESET output is the complement of the RESET output, and is guaranteed to be valid with V<sub>CC</sub> down to 1V.

www.maximintegrated.com Maxim Integrated | 6

# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer




Figure 1. MAX6705(A)/MAX6706(A)/MAX6707(A) Functional Diagram




Figure 3. MAX6701(A)/MAX6702(A)/MAX6703(A) Functional Diagram




Figure 2. MAX6704/MAX6708 Functional Diagram




Figure 4. MAX6705/MAX6706/MAX6707 RESET, MR, WDO, and WDI Timing

# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer

### Standard- vs. A-Version Comparison

The MAX6701/MAX6702/MAX6703/MAX6705/MAX6706/ MAX6707s' WDO latches low when one of the following events occurs:

- The watchdog timer times out (1.6s, typ).
- V<sub>CC</sub>, RST\_IN1, or RST\_IN2 is below its reset threshold.
- MR is pulled low.
- WDO only deasserts with a valid WDI transition.

The MAX6701(A)/MAX6702(A)/MAX6703(A)/MAX6705(A)/ MAX6706(A)/ MAX6707(A)s' WDO asserts when either V<sub>CC</sub>, RST\_IN1, or RST\_IN2 is below its reset threshold. WDO deasserts without a timeout delay when the undervoltage situation has expired. WDO is latched low when the watchdog timer elapses without seeing a WDI transition. WDO deasserts with a valid WDI transition OR by pulling MR low.

See Figures 4 and 5 for standard-version timing. See Figures 6 and 7 for A-version timing.

### **Watchdog Timer**

The MAX6701-MAX6707 watchdog circuit monitors the μP's activity. If the μP does not toggle the WDI within 1.6s, WDO goes low. When RESET is asserted, the watchdog timer stays cleared and does not count. As soon as reset is released, the timer starts counting. WDO deasserts after a valid transition is detected at WDI. Pulses as short as 50ns can be detected.

Typically,  $\overline{\text{WDO}}$  is connected to the NMI input of a  $\mu$ P. When V<sub>CC</sub>, RST IN1, or RST IN2 drop below the reset




Figure 5. MAX6701/MAX6702/MAX6703/MAX6705/MAX6706/ MAX6707 Watchdog

threshold, WDO goes low whether or not the watchdog timer has timed out. Normally this would trigger an NMI, but RESET goes low simultaneously, and thus overrides the NMI.

The MAX6704 watchdog circuit does not have an independent watchdog output (WDO). If the µP does not toggle the watchdog input within 1.6s, the MAX6704 asserts a reset output pulse for the reset timeout period.

#### Manual Reset

The manual reset input  $(\overline{MR})$  allows reset to be triggered by a pushbutton switch. The switch is effectively debounced by the reset pulse width. MR is CMOS logic compatible, so it can be driven by an external logic line. MR can be used to force a watchdog timeout to generate a reset pulse in the MAX6701(A)/MAX6702(A)/ MAX6703(A)/MAX6705(A)/MAX6706(A)/MAX6707(A) by connecting  $\overline{WDO}$  to  $\overline{MR}$ .

### **Power-Fail Comparator**

The uncommitted power-fail comparator can be used for various purposes because its noninverting input and output are externally available. The inverting input is internally connected to a 0.62V reference. To build an early warning circuit for power failure, connect the PFI pin to a voltage-divider (see the Typical Operating Circuit). Choose the voltage-divider ratio so that the voltage at PFI falls below 0.62V just before the regulator drops out. Use PFO to interrupt the µP so it can prepare for an orderly power-down. The low-input current at this pin allows for large resistor values in the divider.




Figure 6. MAX6701(A)/MAX6702(A)/MAX6703(A)/ MAX6705(A)/ MAX6706(A)/MAX6707(A) RESET, MR, and WDO Timing with WDI Three-Stated

# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer




Figure 7. MAX6701(A)/MAX6702(A)/MAX6703(A)/ MAX6705(A)/ MAX6706(A)/MAX6707(A) Watchdog Timing

# MAX6701(A)-MAX6708 VEXTERNAL-PFI, RST\_IN1, OR RST\_IN2 )0.62V R1 = R2 x $\left(\frac{V_{EXT-TH}}{0.62} - 1\right)$ $V_{EXT-TH} = \left(1 + \frac{R1}{R2}\right) \times 0.62V$ WHERE V<sub>EXT-TH</sub> IS THE EXTERNAL VOLTAGE TRIP LEVEL.

Figure 8. Calculating Adjustable Voltage Thresholds

### **Reset Input**

The MAX6701(A)/MAX6702(A)/MAX6703(A) include two adjustable reset inputs for monitoring up to a total of three system voltages (including V<sub>CC</sub>). The thresholds for the monitored RST IN supplies are externally set with resistor-divider networks (Figure 8). The reset output is asserted if any of the monitored supplies (V<sub>CC</sub>, RST IN1, or RST IN2) go below its specified threshold and remains asserted for the reset timeout period after all supplies are above their thresholds.

## **Applications Information**

### **Ensuring a Valid RESET Output** Down to $V_{CC} = 0$

When V<sub>CC</sub> falls below 1V, the MAX6701-MAX6708 RESET output no longer sinks current; it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left undriven. If a pulldown resistor is added to the RESET pin, as shown in Figure 9, any stray charge or leakage currents are drained to ground, holding RESET low. A resistor value (R1) is not critical;  $100k\Omega$  is large enough not to load RESET and small enough to pull RESET to ground. This application works for push-pull output only (not for open-drain resets).

### **Monitoring Other System Voltages**

Other systems can be monitored by connecting a voltage-divider to PFI and adjusting the ratio appropriately. In noisy systems, a capacitor between PFI and GND reduces the power-fail circuit's sensitivity to highfrequency noise on the line being monitored. Reset can be asserted on other voltages in addition to the V<sub>CC</sub> supply line. Connect PFO to MR to initiate a reset output pulse when PFI drops below 0.62V. Figure 10 shows the MAX6704-MAX6708 configured to assert a reset output when the secondary supply falls below the reset threshold.

### **Generating a Reset from Watchdog Overflow**

Connect WDO to MR to force a watchdog timeout to generate a reset pulse for only the reset timeout period on the MAX6701(A)/MAX6702(A)/MAX6703(A)/MAX6705(A)/ MAX6706(A)/MAX6707(A). When the MAX6704 watchdog times out, reset outputs are automatically asserted (no external connections required). For the MAX6701/ MAX6702/MAX6703/MAX6705/MAX6706/MAX6707 non-A versions, do not connect WDO to MR; this creates a locked condition.

# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer




Figure 9. RESET Valid to Ground Circuit




Figure 10. Monitoring Other System Voltages

### **Selector Guide**

PART	RESET PP LOW	RESET PP HIGH	RESET OD-LOW	WDI	WDO	PFI, PFO	RST_IN1, RST_IN2
MAX6701	~	_	_	~	<b>✔</b> PP	_	~
MAX6701A*	~	_	_	~	<b>✔</b> PP	_	~
MAX6702	_	~	_	~	<b>✔</b> PP	_	~
MAX6702A*	_	~	_	~	<b>✔</b> PP	_	~
MAX6703	_	_	~	~	<b>✓</b> OD	_	~
MAX6703A*	_	_	~	~	<b>✓</b> OD	_	~
MAX6704	~	~	_	~	_	<b>✔</b> PP	_
MAX6705	~	_	_	~	<b>✔</b> PP	<b>✔</b> PP	_
MAX6705A*	~	_	_	~	<b>✔</b> PP	<b>✔</b> PP	_
MAX6706	_	~	_	~	✔ PP	<b>✔</b> PP	_
MAX6706A*	_	~	_	~	<b>✔</b> PP	<b>✔</b> PP	_
MAX6707	_	_	~	~	<b>✓</b> OD	<b>✓</b> OD	_
MAX6707A*	_	_	~	~	<b>✓</b> OD	<b>✓</b> OD	_
MAX6708	~	~	_	_	_	<b>✔</b> PP	_

PP = push-pull, OD = open drain.

### **Threshold Suffix Guide**


SUFFIX	RESET THRESHOLD (V)
L	4.63
M	4.38
Т	3.08
S	2.93
R	2.63
Z	2.32
Υ	2.19

Bold indicates standard version.


<sup>\*</sup>WDO deasserts when MR is pulled low. See the Standard- vs. A-Version Comparison section for the differences on WDO.

# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer

### **Pin Configurations (continued)**



### **Typical Operating Circuit**



## **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
8 SOT23	K8+2	21-0078	

## **Ordering Information (continued)**

orading information (dontinuda)							
TEMP RANGE	PIN-PACKAGE						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
-40°C to +125°C	8 SOT23						
	TEMP RANGE  -40°C to +125°C  -40°C to +125°C						

Insert the desired suffix letter (from the Threshold Suffix Guide table) into the blank to complete the part number. All devices must be ordered in increments of 2500 pieces. Sample stock is typically held on standard versions only. Contact factory for availability.

Devices are available in both leaded and lead(Pb)-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering.

T = Tape and reel.

## **Chip Information**

**TRANSISTOR COUNT: 716** 

PROCESS: BiCMOS

www.maximintegrated.com Maxim Integrated | 11

# Low-Voltage, SOT23 µP Supervisors with Power-Fail In/Out, Manual Reset, and Watchdog Timer

### **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
4	5/14	No /V OPNs; removed Automotive reference from Applications section	1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.