μP Supervisory Circuits with Windowed (Min/Max) Watchdog and Manual Reset

Absolute Maximum Ratings

Terminal Voltage (with respect to GND)	Operating Temperature Range40°C to +125°C
V _{CC} 0.3V to +6.0V	Junction Temperature+150°C
MR, RESET (MAX6323), WDI0.3V to (V _{CC} + 0.3V)	Storage Temperature Range65°C to +150°C
WDPO, RESET (MAX6324)0.3V to +6.0V	Lead Temperature (soldering, 10s)+300°C
Input Current, V _{CC} , WDI, MR20mA	Soldering Temperature (reflow)
Output Current, RESET, WDPO20mA	Lead(Pb)-Free+260°C
Rate of Rise, V _{CC} 100V/µs	Containing Lead+240°C
Continuous Power Dissipation (T _A = +70°C)	
6-Pin SOT23 (derate 8.7mW/°C above +70°C)696mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect

Package Information

6 SOT23

PACKAGE CODE	U6+1/U6+1A			
Outline Number	21-0058			
Land Pattern Number	90-0175			
Thermal Resistance, Single-Layer Board:				
Junction to Case (θ _{JC})	80°C/W			
Thermal Resistance, Multi-Layer Board:				
Junction to Ambient (θ _{JA})	115°C/W			
Junction to Case (θ_{JC})	80°C/W			

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

μP Supervisory Circuits with Windowed (Min/Max) Watchdog and Manual Reset

Electrical Characteristics

 $(V_{CC} = \text{full range}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = 3V, T_A = +25^{\circ}\text{C}.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage Range	V _{CC}			1.2		5.5	V
Supply Current		No load, RESET	V _{CC} = 2.5V or 3.3V		23	45	μА
	Icc	deasserted	V _{CC} = 5.5		27	57	
		MAX632UT46		4.50	4.63	4.75	
		MAX632UT44		4.25	4.38	4.50	
Reset Threshold Voltage	\/	MAX632UT31		3.00	3.08	3.15	V
Reset Tilleshold Voltage	V _{TH}	MAX632UT29		2.85	2.93	3.00	\ \ \ \ \
		MAX632UT26		2.55	2.63	2.70	
		MAX632UT23		2.25	2.32	2.38	
Reset Timeout Delay	t _{RP}	RESET deasserted		100	180	280	ms
V _{CC} to RESET Delay		10mV/ms, V _{TH} +100mV to V _{TH} - 100mV			20		μs
WDPO, RESET Output Voltage	V _{OL}	I _{SINK} = 1.2mA, V _{CC} = 2.25V (MAX632UT23, MAX632UT26, MAX632UT29, MAX632UT31)				0.4	
		I _{SINK} = 3.2mA, V _{CC} = 4.25V (MAX632UT44, MAX632UT46)				0.4	V
		I _{SINK} = 100μA, V _{CC} > 1.2V, RESET asserted				0.4	
RESET Output Voltage (MAX6323)	V _{OH}	ISOURCE = 500µA RESET deasserted MAX632UT26, MAX632UT31)	d (MAX632UT23,	0.8 x V	cc		V
(MIAXUUZU)		I _{SOURCE} = 800μA, V _{CC} = 4.75V, RESET deasserted, (MAX632UT44, MAX632UT46)		V _{CC} - ′	1.5		
WDPO, RESET Output Leakage	I _{LKG}	V _{RESET} = V _{WDPO} = +5.5V, RESET, WDPO deasserted				1	μΑ

μP Supervisory Circuits with Windowed (Min/Max) Watchdog and Manual Reset

Electrical Characteristics (continued)

 $(V_{CC} = \text{full range}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = 3\text{V}, T_A = +25^{\circ}\text{C}.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
WATCHDOG INPUT AND OUTPUT							
		MAX632_AUT	1		1.5	- ms	
		MAX632_BUT	10		15		
		MAX632_CUT	10		15		
Watchdog Timeout (Fast)	.	MAX632_DUT	10		15		
(Notes 2, 3)	t _{WD1}	MAX632_EUT	10		15		
		MAX632_FUT	17		23		
		MAX632_GUT	29		39		
		MAX632_HUT	543		719		
		MAX632_AUT	10		15	ms - s - ms	
		MAX632_BUT	100		150		
		MAX632_CUT	300		450		
Watchdog Timeout (Slow)		MAX632_DUT	10		15		
(Note 4)	t _{WD2}	MAX632_EUT	60		90		
		MAX632_FUT	47		63		
		MAX632_GUT	82		108		
		MAX632_HUT	1.3		1.8	S	
Minimum Watchdog Input Pulse Width			300			ns	
WDI Glitch Immunity		V _{CC} = 5.5V		100		ns	
M/DL logget Voltage	V _{IH}		0.75 x	V _{CC}		V	
WDI Input Voltage	V _{IL}				0.8	V	
WDI Input Current		V _{WDI} = 0V	-1.5	-1		μА	
WDI IIIput Current		V _{WDI} = V _{CC}	1	1	1.5		
WDPO Pulse Width		V _{IL} = 0.8V, V _{IH} = 0.75V x V _{CC}	0.5	1	3	ms	
MANUAL RESET INPUT							
MR Input Voltage	V _{IH}		0.7 x V _{CC}		V		
	V _{IL}			C	.3 x V _{CC}]	
MR Minimum Pulse Width			1			μs	
MR Glitch Immunity		V _{CC} = 2.5V		100		ns	
MR to Reset Delay		V _{CC} = 2.5V		120		ns	
MR Pullup Resistance			50	85		kΩ	


Note 1: Devices are tested at $T_A = +25$ °C and guaranteed by design for $T_A = T_{MIN}$ to T_{MAX} , as specified. Note 2: WDPO will pulse low if a falling edge is detected on WDI before this timeout period expires.

Note 3: To avoid a potential fake fault, the first WDI pulse after the rising edge of RESET or WDPO will not create a fast watchdog timeout fault.

Note 4: WDPO will pulse low if no falling edge is detected on WDI after this timeout period expires.


Typical Operating Characteristics


(V_{CC} = full range, T_A = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)

(V_{CC} = full range, T_A = +25°C, unless otherwise noted.)





Pin Description

PIN	NAME	FUNCTION
1	MR	Active-Low, Manual Reset Input. When \overline{MR} is asserted low, \overline{RESET} is asserted low, the internal watchdog timer is reset to zero, and \overline{WDPO} is reset to high impedance (open drain). After the rising edge of \overline{MR} , \overline{RESET} is asserted for at least 100ms. Leave \overline{MR} unconnected or connect to V_{CC} if unused.
2	GND	Ground
3	WDI	Watchdog Input. The internal watchdog timer clears to zero on the falling edge of WDI or when RESET goes high. If WDI sees another falling edge within the factory-trimmed watchdog window, WDPO will remain unasserted. Transitions outside this window, either faster or slower, will cause WDPO to pulse low for 1ms (typ).
4	V _{CC}	Supply Voltage for the Device. Input for V _{CC} reset monitor. For noisy systems, bypass V _{CC} with a 500pF (min) capacitor.
5	WDPO	Watchdog Pulse Output. The open-drain WDPO output is pulsed low for 1ms (typ) upon detection of a fast or slow watchdog fault. WDPO is only active when RESET is high.
6	RESET	Active-Low. Reset is asserted when V_{CC} drops below V_{TH} and remains asserted until V_{CC} rises above V_{TH} for the duration of the reset timeout period. The MAX6323 has a push-pull output and the MAX6324 has an open-drain output. Connect a pullup resistor from $\overline{\text{RESET}}$ to any supply voltage up to +6V.




Figure 1. Detailed Watchdog Input Timing Relationship

Detailed Description

The MAX6323/MAX6324 µP supervisory circuits maintain system integrity by alerting the µP to fault conditions. In addition to a standard V_{CC} monitor (for power-on reset, brownout detect, and power-down reset), the devices include a sophisticated watchdog timer that detects when the processor is running outside an expected window of operation for a specific application. The watchdog signals a fault when the input pulses arrive too early (faster than the selected tWD1 timeout period) or too late (slower than the selected t_{WD2} timeout period) (Figure 1). Incorrect timing can lead to poor or dangerous system performance in tightly controlled operating environments. Incorrect timing could be the result of improper µP clocking or code execution errors. If a timing error occurs, the MAX6323/ MAX6324 issue a watchdog pulse output, independent from the reset output, indicating that system maintenance may be required.

Watchdog Function

A pulse on the watchdog output WDPO can be triggered by a fast fault or a slow fault. If the watchdog input (WDI) has two falling edges too close to each other (faster

than t_{WD1}) (Figure 2) or falling edges that are too far apart (slower than t_{WD2}) (Figure 3), \overline{WDPO} is pulsed low. Normal watchdog operation is displayed in Figure 4 (\overline{WDPO} is not asserted). The internal watchdog timer is cleared when a WDI falling edge is detected within the valid watchdog window or when the device's \overline{RESET} or \overline{WDPO} outputs are deasserted. All WDI input pulses are ignored while either \overline{RESET} or \overline{WDPO} is asserted. Figure 1 identifies the input timing regions where \overline{WDPO} fault outputs will be observed with respect to t_{WD1} and t_{WD2} . After \overline{RESET} or \overline{WDPO} deasserts, the first WDI falling edge is ignored for the fast fault condition (Figure 2).

Upon detecting a watchdog fault, the WDPO output will pulse low for 1ms. WDPO is an open-drain output. Connect a pullup resistor on WDPO to any supply up to +6V.

V_{CC} Reset

The MAX6323/MAX6324 also include a standard V_{CC} reset monitor to ensure that the μP is started in a known state and to prevent code execution errors during power-up, power-down, or brownout conditions. $\overline{\text{RESET}}$ is asserted whenever the V_{CC} supply voltage




Figure 2. Fast Fault Timing




Figure 3. Slow Fault Timing




Figure 4. Normal Operation, WDPO Not Asserted




Figure 5. RESET Timing Relationship

falls below the preset threshold or when the manual reset input ($\overline{\text{MR}}$) is asserted. The $\overline{\text{RESET}}$ output remains asserted for at least 100ms after V_{CC} has risen above the reset threshold and $\overline{\text{MR}}$ is deasserted (Figure 5). For noisy environments, bybass V_{CC} with a 500pF (min) capacitor to ensure correct operation.

The MAX6323 has a push-pull output stage, and the MAX6324 utilizes an open-drain output. Connect a pullup resistor on the RESET output of the MAX6324 to any supply up to +6V. Select a resistor value large enough to register a logic low (see *Electrical Characteristics*) and small enough to register a logic high while supplying all input leakage currents and leakage paths connected to the RESET line. A $10k\Omega$ pullup is sufficient in most applications.

Manual Reset Input

Many μP -based products require manual reset capability to allow an operator or external logic circuitry to initiate a reset. The manual reset input (\overline{MR}) can connect directly to a switch without an external pullup resistor or debouncing network. \overline{MR} is internally pulled up to V_{CC} and, therefore, can be left unconnected if unused. \overline{MR} is designed to reject fast, negative-going transients (typically 100ns pulses), and it must be held low for a minimum of 1 μ s to assert the reset output (Figure 5). A 0.1 μ F capacitor from \overline{MR} to ground provides additional noise immunity. After \overline{MR} transitions from low to high, reset will remain asserted for the duration of the reset timeout period, at least 100ms.

Applications Information

Negative-Going Vcc Transients

The MAX6323/MAX6324 are relatively immune to short-duration negative-going V_{CC} transients (glitches), which usually do not require the entire system to shut down. Typically, 200ns large-amplitude pulses (from ground to V_{CC}) on the supply will not cause a reset. Lower amplitude pulses result in greater immunity. Typically, a V_{CC} transient that falls 100mV below the reset threshold and lasts less than 20 μ s will not trigger a reset (see *Typical Operating Characteristics*). An optional 0.1 μ F bypass capacitor mounted close to V_{CC} provides additional transient immunity.

Ensuring a Valid Reset Output Down to V_{CC} = 0V

When V_{CC} falls below +1.2V, the MAX6323 \overline{RESET} output no longer sinks current; it becomes an open circuit. Therefore, high-impedance CMOS logic inputs connected to \overline{RESET} can drift to undetermined voltages. This does not present a problem in most applications, since most μPs and other circuitry are inoperative with V_{CC} below +1.2V. However, in applications where \overline{RESET} must be valid down to 0, adding a pulldown resistor to \overline{RESET} causes any stray leakage currents to flow to ground, holding \overline{RESET} low (Figure 6). R1's value is not critical; $100k\Omega$ is large enough not to load \overline{RESET} and small enough to pull \overline{RESET} to ground. This scheme does not work with the open-drain output of the MAX6324.

μP Supervisory Circuits with Windowed (Min/Max) Watchdog and Manual Reset




Figure 6. \overline{RESET} Valid to V_{CC} = Ground Circuit

Vcc Vcc MAX6324 RESET GND GND GND GND GND T

Figure 7. Interfacing to μPs with Bidirectional Reset Pins

Interfacing to µPs with Bidirectional Reset Pins

Since the \overline{RESET} output on the MAX6324 is opendrain, this device easily interfaces with µPs that have bidirectional reset pins, such as the Motorola 68HC11. Connecting the µP supervisor's \overline{RESET} output directly to the microcontroller's (µC's) \overline{RESET} pin with a single pullup resistor allows either device to assert reset (Figure 7).

MAX6324 Open-Drain RESET Output Allows Use with Multiple Supplies

Generally, the pullup resistor connected to the MAX6324 will connect to the supply voltage that is being monitored at the IC's V_{CC} pin. However, some systems may use the open-drain output to level-shift from the monitored supply to reset circuitry powered by some other supply (Figure 8). Keep in mind that as the MAX6324's V_{CC} decreases below +1.2V, so does the IC's ability to sink current at \overline{RESET} . Also, with any pullup resistor, \overline{RESET} will be pulled high as V_{CC} decays toward 0. The voltage where this occurs depends on the pullup resistor value and the voltage to which it is connected.

Watchdog Software Considerations

To help the watchdog timer monitor software execution more closely, set and reset the watchdog input at different points in the program, rather than "pulsing" the watchdog input high-low-high or low-high-low. This technique avoids a "stuck" loop in which the watchdog time would continue




Figure 8. MAX6324 Open-Drain \overline{RESET} Output Allows Use with Multiple Supplies

to be reset within the loop, keeping the watchdog from timing out.

Figure 9 shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the beginning of every subroutine or loop, then set high again when the program returns to the beginning. If the program should "hang" in any subroutine, the problem would be quickly corrected, since the I/O is continually set low and the watchdog time is allowed to time out, causing a reset or interrupt to be issued.

μP Supervisory Circuits with Windowed (Min/Max) Watchdog and Manual Reset




Figure 9. Watchdog Flow Diagram

WDPO to MR Loopback

An error detected by the watchdog often indicates that a problem has occurred in the μP code execution. This could be a stalled instruction or a loop from which the processor cannot free itself. If the μP will still respond to a nonmaskable input (NMI), the processor can be redirected to the proper code sequence by connecting the \overline{WDPO} output to an NMI input. Internal RAM data should not be lost, but it may have been contaminated by the same error that caused the watchdog to time out.

If the processor will not recognize NMI inputs, or if the internal data is considered potentially corrupted when a watchdog error occurs, the processor should be restarted with a reset function. To obtain proper reset timing characteristics, the \overline{WDPO} output should be connected to the \overline{MR} input, and the \overline{RESET} output should drive the μP \overline{RESET} input (Figure 10). The short 1ms \overline{WDPO} pulse output will assert the manual reset input and force the \overline{RESET} output to assert for the full reset timeout period (100ms min). All internal RAM data is lost during the reset period, but the processor is guaranteed to begin in the proper operating state.




Figure 10. WDPO to MR Loopback Circuit

μP Supervisory Circuits with Windowed (Min/Max) Watchdog and Manual Reset

Standard Versions

MAX6323AUT29	MAX6324AUT29
MAX6323AUT46	MAX6324AUT46
MAX6323CUT29	MAX6324BUT29
MAX6323CUT46	MAX6324BUT46
MAX6323DUT29	MAX6324EUT29
MAX6323DUT46	MAX6324EUT46
MAX6323HUT29	MAX6324HUT29
MAX6323HUT46	MAX6324HUT46

Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	RESET OUTPUT	
MAX6324_UTT	-40°C to +125°C	6 SOT23	Open Drain	
MAX6324_UT/V+T	-40°C to +125°C	6 SOT23	Open Drain	
MAX6324HUT44/V+T	-40°C to +125°C	6 SOT23	Open Drain	

^{*}These devices are factory trimmed to one of eight watchdogtimeout windows and one of six reset voltage thresholds. Insert the letter corresponding to the desired watchdog-timeout window (A, B, C, D, E, F, G, or H) into the blank following the number 6323 or 6324 (see Watchdog Timeout table). Insert the twodigit code (46, 44, 31, 29, 26, or 23) after the letters UT for the desired nominal reset threshold (see Reset Threshold Range table at end of data sheet).

/V denotes an automotive qualified part.

Devices are available in both leaded and lead-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering. **Note:** There are eight standard versions of each device available (see Standard Versions table). Sample stock is generally held on standard versions only. Standard versions have an order increment requirement of 2500 pieces. Nonstandard versions have an order increment requirement of 10,000 pieces. Contact factory for availability of nonstandard versions.

Reset Threshold Range (-40°C to +125°C)

SUFFIX	MIN	TYP	MAX	UNITS
46	4.50	4.63	4.75	
44	4.25	4.38	4.50	
31	3.00	3.08	3.15	V
29	2.85	2.93	3.00	V
26	2.55	2.63	2.70	
23	2.25	2.32	2.38	


Chip Information

TRANSISTOR COUNT: 1371

PROCESS: BiCMOS

www.maximintegrated.com Maxim Integrated | 12

Typical Operating Circuit



μΡ Supervisory Circuits with Windowed (Min/Max) Watchdog and Manual Reset

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/00	Initial release	_
5	5/10	Updated the Ordering Information and Absolute Maximum Ratings.	1, 2, 10
6	1/11	Corrected placement of /V in the Ordering Information section	11
7	3/18	Updated Features section and Ordering Information table	1, 12
8	12/18	Updated Package Information	2, 12

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.