4.5Ω Quad SPST Analog Switches in UCSP

Absolute Maximum Ratings

(All Voltages Referenced to GND)
V+, IN0.3V to +6.0V
COM_, NO_, NC_ (Note 1)0.3V to (V+ + 0.3V)
Continuous Current COM_, NO_, NC±100mA
Peak Current COM_, NO_, NC_
(pulsed at 1ms, 10% duty cycle)±200mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
14-Pin TSSOP (derate 6.3mW/°C above +70°C)500mW
16-Bump UCSP (derate 8.3mW/°C above +70°C)659mW
16-Pin Thin QFN (derate 25mW/°C above +70°C)2000mW

>2kV
40°C to +85°C
+150°C
65°C to +150°C
+300°C
+220°C
+215°C

Note 1: Signals on COM_, NO_, or NC_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics—Single +3V Supply

(V+ = +2.7V to +3.6V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at V+ = +3.0V, T_A = +25°C, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}			0		V+	V
ANALOG SWITCH	•						
		V. 0.7V. 1 40 A	+25°C		3.0	4.5	
On-Resistance (Note 5)	R _{ON}	V+ = 2.7V, I _{COM} _ = 10mA; V _{NO} _ or V _{NC} _ = 1.5V	T _{MIN} to			5	Ω
On Desiglation Malak Balance		V. 0.7V. 1 40 A	+25°C		0.1	0.4	
On-Resistance Match Between Channels (Notes 5, 6)	ΔR _{ON}	V+ = 2.7V, I _{COM} _ = 10mA; V _{NO} _ or V _{NC} _ = 1.5V	T _{MIN} to			0.5	Ω
	R _{FLAT(ON)}	V+ = 2.7V, I _{COM} _ = 10mA; V _{NO} _ or V _{NC} _ = 1.0V, 1.5V, 2.0V	+25°C		0.6	1.2	
On-Resistance Flatness (Note 7)			T _{MIN} to			1.5	Ω
NO NO OF Lockers Occurred		V+ = 3.6V, V _{COM} = 0.3V, 3.3V;	+25°C	-0.5	+0.01	+0.5	
(Note 8)			T _{MIN} to	-1		+1	nA
001.0%		V. 0.0V.V. 0.0V.0.0V.	+25°C	-0.5	+0.01	+0.5	nA
COM_ Off-Leakage Current (Note 8)	I _{COM_(OFF)}	V+ = 3.6V, V _{COM} = 0.3V, 3.3V; V _{NO} or V _{NC} = 3.3V, 0.3V	T _{MIN} to	-1		+1	
COM On Landson Comment		V+ = 3.6V, V _{COM} = 0.3V, 3.3V;	+25°C	-1	+0.01	+1	
COM_ On-Leakage Current (Note 8)	ICOM_(ON)	V_{NO} or V_{NC} = 0.3V, 3.3V, or floating	T _{MIN} to	-2		+2	nA

4.5Ω Quad SPST Analog Switches in UCSP

Electrical Characteristics—Single +3V Supply (continued)

(V+ = +2.7V to +3.6V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at V+ = +3.0V, T_A = +25°C, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
DYNAMIC CHARACTERISTICS	•	,					•
			+25°C		40	80	
Turn-On Time	t _{ON}	V_{NO} , V_{NC} = 1.5V; R_L = 300 Ω , C_L = 35pF, Figure 1	T _{MIN} to			100	ns
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	+25°C		20	40	
Turn-Off Time	toff	$V_{NO_}$, $V_{NC_}$ = 1.5V; R_L = 300 Ω , C_L = 35pF, Figure 1	T _{MIN} to T _{MAX}			50	ns
Prook Pefere Make Time Delay		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	+25°C		8		
Break-Before-Make Time Delay (MAX4739 Only) (Note 8)	t _{BBM}	V_{NO} , V_{NC} = 1.5V; R_L = 300 Ω , C_L = 35pF, Figure 2	T _{MIN} to T _{MAX}	1			ns
Skew (Note 8)	tskew	$R_S = 39\Omega$, $C_L = 50$ pF, Figure 3	T _{MIN} to T _{MAX}		0.15	2	ns
Charge Injection	Q	V_{GEN} = 2V, R_{GEN} = 0 Ω , C_L = 1.0nF, Figure 4	+25°C		5		pC
	V/	f = 10MHz; V_{NO} , V_{NC} = 1 V_{P-P} ; R_L = 50 Ω , C_L = 5pF, Figure 5a	135°C		-55		- dB
Off-Isolation (Note 9)	V _{ISO}	f = 1MHz; V_{NO} , V_{NC} = 1 V_{P-P} ; R_L = 50 Ω , C_L = 5pF, Figure 5a	+25°C		-80		ив
Cragatalk (Note 10)	V	$f = 10MHz$; V_{NO} , V_{NC} = 1 V_{P-P} ; $R_L = 50Ω$, $C_L = 5pF$, Figure 5b	+25°C		-80		- dB
Crosstalk (Note 10)	V _{CT}	f = 1MHz; V_{NO} , V_{NC} = 1 V_{P-P} ; R_L = 50 Ω , C_L = 5pF, Figure 5b	+25 C	-110			ив
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, C_L = 5pF, 50Ω in and out, Figure 5a	+25°C		300		MHz
Total Harmonic Distortion	THD	R _L = 600Ω	+25°C		0.03		%
NO_, NC_ Off-Capacitance	C _{NO_(OFF)} , C _{NC_(OFF)}	f = 1MHz, Figure 6	+25°C		9		pF
Switch On-Capacitance	C _{ON}	f = 1MHz, Figure 6	+25°C		15		pF
DIGITAL I/O							
Input Logic High Voltage	V _{IH}		T _{MIN} to T _{MAX}	1.4			V
Input Logic Low Voltage	V _{IL}		T _{MIN} to T _{MAX}			0.5	V
Input Leakage Current	I _{IN}	V+ = 3.6V, V _{IN} _ = 0 or 5.5V	T _{MIN} to	-0.1		+0.1	μА

4.5Ω Quad SPST Analog Switches in UCSP

Electrical Characteristics—Single +3V Supply (continued)

(V+ = +2.7V to +3.6V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at V+ = +3.0V, T_A = +25°C, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
SUPPLY								
Supply Voltage Range	V+		T _{MIN} to T _{MAX}	1.8		5.5	V	
Positive Supply Current	l+	V+ = 5.5V, V _{IN} _ = 0V or V+	T _{MIN} to			1	μA	

Electrical Characteristics—Single +5V Supply

(V+ = +4.2V to +5.5V, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at V+ = +5.0V, T_A = +25°C, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}		T _{MIN} to T _{MAX}	0		V+	V
ANALOG SWITCH							
		\\\ - 4 2\\\\ - 10m\\\\	+25°C		1.7	3.0	
On-Resistance (Note 5)	R _{ON}	V+ = 4.2V; I _{COM} _ = 10mA; V _{NO} _ or V _{NC} _ = 3.5V	T _{MIN} to			3.5	Ω
On-Resistance Match Between		\/ \= 4.2\/: \ = 10mA:	+25°C		0.1	0.3	
Channels (Notes 5, 6)	ΔR _{ON}	V+ = 4.2V; I _{COM} _ = 10mA; V _{NO} _ or V _{NC} _ = 3.5V	T _{MIN} to T _{MAX}			0.4	Ω
		\\\ - 4 2\\\\ \ - 10m \\\\	+25°C		0.4	1.2	
On-Resistance Flatness (Note 7)	R _{FLAT(ON)}	V+ = 4.2V; I _{COM} = 10mA; V _{NO} or V _{NC} = 1.0V, 2.0V, 3.5V	T _{MIN} to			1.5	Ω
NO NO 0"1 1 0 1	I _{NO_(OFF)} , I _{NC_(OFF)}	V+ = 5.5V; V _{COM} _ = 1.0V, 4.5V; V _{NO} _ or V _{NC} _ = 4.5V, 1.0V	+25°C	-0.5	0.01	+0.5	
NO_, NC_ Off-Leakage Current (Note 8)			T _{MIN} to	-1		+1	nA
COM Off Laslana Comment	I _{COM_(OFF)}	V+ = 5.5V; V _{COM} _ = 1V, 4.5V; V _{NO} _ or V _{NC} _ = 4.5V, 1V	+25°C	-0.5	0.01	+0.5	
COM_ Off-Leakage Current (Note 8)			T _{MIN} to	-1		+1	nA
COM On Lankage Comment		V+ = 5.5V; V _{COM} = 1.0V, 4.5V;	+25°C	-1	0.01	+1	
COM_ On-Leakage Current (Note 8)	I _{COM_(ON)}	V_{NO} or V_{NC} = 1.0V, 4.5V, or floating	T _{MIN} to	-2		+2	nA
DYNAMIC CHARACTERISTICS			•				
		V V - 2.0V	+25°C		30	80	
Turn-On Time	t _{ON}	V_{NO} , V_{NC} = 3.0V; R_L = 300 Ω , C_L = 35pF, Figure 1	T _{MIN} to			100	ns
		V V 00V	+25°C		20	40	
Turn-Off Time	t _{OFF}	V_{NO} , V_{NC} = 3.0V; R_L = 300 Ω , C_L = 35pF, Figure 1	T _{MIN} to			50	ns

4.5Ω Quad SPST Analog Switches in UCSP

Electrical Characteristics—Single +5V Supply (continued)


 $(V+ = +4.2V \text{ to } +5.5V, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at V+ = +5.0V, $T_A = +25$ °C, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Brook Before Make Time Delay		V V = 2 0V:	+25°C		8		
Break-Before-Make Time Delay (MAX4739 Only) (Note 8)	t _{BBM}	$V_{NO_}$, $V_{NC_}$ = 3.0V; R_L = 300 Ω , C_L = 35pF, Figure 2	T _{MIN} to T _{MAX}	1			ns
Skew (Note 8)	tskew	$R_S = 39\Omega$, $C_L = 50$ pF, Figure 3	T _{MIN} to T _{MAX}		0.15	2	ns
DIGITAL I/O							
Input Logic High Voltage	V _{IH}		T _{MIN} to T _{MAX}	2.0			V
Input Logic Low Voltage	V _{IL}		T _{MIN} to T _{MAX}			0.8	V
Input Leakage Current	I _{IN}	V+ = 5.5V, V _{IN} _ = 0V or V+	T _{MIN} to T _{MAX}	-0.1		+0.1	μA
POWER SUPPLY							
Power-Supply Range	V+		T _{MIN} to T _{MAX}	1.8		5.5	V
Positive Supply Current	 +	V+ = 5.5V, V _{IN} _ = 0V or V+	T _{MIN} to T _{MAX}			1	μA

- Note 3: UCSP parts are 100% tested at +25°C only, and guaranteed by design over the specified temperature range. TSSOP and thin QFN parts are 100% tested at T_{MAX} and guaranteed by design over the specified temperature range.
- Note 4: The algebraic convention used in this data sheet is where the most negative value is a minimum and the most positive value is a maximum.
- Note 5: Guaranteed by design for UCSP and thin QFN parts.
- Note 6: $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$
- Note 7: Flatness is defined as the différence between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
- Note 8: Guaranteed by design.
- **Note 9:** Off-Isolation = $20\log_{10} (V_{COM} / V_{NO})$, V_{COM} = output, V_{NO} = input to off switch.
- Note 10: Between any two switches.


Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$




Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$




Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Pin Configurations/Functional Diagrams/Truth Tables



4.5Ω Quad SPST Analog Switches in UCSP

Pin Descriptions

	PIN									
	MAX4737			MAX4738		MAX4739		NAME	FUNCTION	
UCSP	TSSOP	THIN QFN	UCSP	TSSOP	THIN QFN	UCSP	TSSOP	THIN QFN		. 51.51.51.
D2	1	15	_	_	_	D2	1	15	NO1	Analog-Switch Normally Open Terminal
_	_	_	D2	1	15	_	_	_	NC1	Analog-Switch Normally Closed Terminal
D1	2	1	D1	2	1	D1	2	1	COM1	Analog-Switch Common Terminal
C1	3	2	_	_	_	_	_	_	NO2	Analog-Switch Normally Open Terminal
_	_	_	C1	3	2	C1	3	2	NC2	Analog-Switch Normally Closed Terminal
B1	4	3	B1	4	3	B1	4	3	COM2	Analog-Switch Common Terminal
A1	5	4	A1	5	4	A1	5	4	IN2	Logic-Control Digital Input
A2	6	5	A2	6	5	A2	6	5	IN3	Logic-Control Digital Input
В3	7	6	В3	7	6	В3	7	6	GND	Ground. Connect to digital ground.
A3	8	7	_	_	_	A3	8	7	NO3	Analog-Switch Normally Open Terminal
_	_	_	А3	8	7	_	_	_	NC3	Analog-Switch Normally Closed Terminal
A4	9	9	A4	9	9	A4	9	9	СОМЗ	Analog-Switch Common Terminal
B4	10	10	B4	10	10	B4	10	10	COM4	Analog-Switch Common Terminal

4.5Ω Quad SPST Analog Switches in UCSP

Detailed Description

The MAX4737/MAX4738/MAX4739 quad SPST analog switches operate from a single +1.8V to +5.5V supply. The MAX4737/MAX4738/MAX4739 offer excellent AC characteristics, <0.5nA leakage current, less than 1ns differential skew, and 15pF on-channel capacitance. All of these devices are CMOS-logic compatible with V+ to GND signal handling capability.

The MAX4737/MAX4738/MAX4739 are USB-complaint switches that provide 4.5 Ω (max) on-resistance and 15pF on-channel capacitance to maintain signal integrity. At 12Mbps (USB full-speed data rate specification), the MAX4737/MAX4738/MAX4739 introduce less than 2ns propagation delay between input and output signals and less than 0.5ns change in skew for the output signals (see Figure 4).

The MAX4737 has four normally open (NO) switches, the MAX4738 has four normally closed (NC) switches, and the MAX4739 has two NO switches and two NC switches.

Applications Information

Digital Control Inputs

The MAX4737/MAX4738/MAX4739 logic inputs accept up to +5.5V regardless of supply voltage. For example, with a +3.3V supply, IN_ can be driven low to GND and high to +5.5V allowing for mixing of logic levels in a system. Driving the control logic inputs rail-to-rail minimizes power consumption. For a +1.8V supply voltage, the logic thresholds are 0.5V (low) and 1.4V (high); for a +5V supply voltage, the logic thresholds are 0.8V (low) and 2.0V (high).

Analog Signal Levels

Analog signals that range over the entire supply voltage (V+ to GND) are passed with very little change in onresistance (see *Typical Operating Characteristics*). The switches are bidirectional, so the NO_, NC_, and COM_ pins can be either inputs or outputs.

Power-Supply Bypassing

Power-supply bypassing improves noise margin and prevents switching noise from propagating from the V+ supply to other components. A $0.1\mu F$ capacitor connected from V+ to GND is adequate for most applications.

UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, PC board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note: UCSP—A Wafer-Level Chip-Scale Package on Maxim's web site at www.maximintegrated.com/ucsp.

www.maximintegrated.com Maxim Integrated | 11

Test Circuits/Timing Diagrams




Figure 1. Switching Time




Figure 2. Break-Before-Make Interval

Test Circuits/Timing Diagrams (continued)




Figure 3. Input/Output Skew Timing Diagram

Test Circuits/Timing Diagrams (continued)




Figure 4. Charge Injection




Figure 5a. On-Loss and Off-Isolation




Figure 5b. Crosstalk Test Circuit




Figure 6. Channel Off-/On-Capacitance

4.5Ω Quad SPST Analog Switches in UCSP

Package Information

Ordering Information

PART	TEMP RANGE	PIN/BUMP- PACKAGE	TOP MARK
MAX4737EUD	-40°C to +85°C	14 TSSOP	_
MAX4737ETE	-40°C to +85°C	16 Thin QFN	_
MAX4737EBE+T	-40°C to +85°C	16 UCSP-16	4737
MAX4738EUD	-40°C to +85°C	14 TSSOP	_
MAX4738ETE	-40°C to +85°C	16 Thin QFN	_
MAX4738EBE+T	-40°C to +85°C	16 UCSP-16	4738
MAX4739EUD	-40°C to +85°C	14 TSSOP	_
MAX4739ETE	-40°C to +85°C	16 Thin QFN	_
MAX4739EBE+T	-40°C to +85°C	16 UCSP-16	4739

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
14 TSSOP	U14+1	21-0066	90-0113
16 QFN	T1644+4	21-0139	90-0070
16 UCSP	B16+4	21-0101	_

Chip Information

TRANSISTOR COUNT: 361

PROCESS: CMOS

www.maximintegrated.com Maxim Integrated | 15

4.5Ω Quad SPST Analog Switches in UCSP

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
2	1/16	Pb-free part numbers updated	1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.