
ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

PACKAGE/ORDER INFORMATION



Order Options Tape and Reel: Add #TR

Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF

Lead Free Part Marking: http://www.linear.com/leadfree/

Consult LTC Marketing for parts specified with wider operating temperature ranges.

CONVERTER CHARACTERISTICS The • indicates specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Notes 5, 6)

				LTC1606			LTC1606/	1	
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution		•	16			16			Bits
No Missing Codes		•	15			16			Bits
Transition Noise				0.65			0.65		LSB _{RMS}
Integral Linearity Error	(Note 7)	•			±3			±2	LSB
Bipolar Zero Error	Ext. Reference = 2.5V (Note 8)	•			±10			±10	mV
Bipolar Zero Error Drift				±2			±2		ppm/°C
Full-Scale Error Drift				±7			±5		ppm/°C
Full-Scale Error	Ext. Reference = 2.5V (Notes 12, 13)	•			±0.50			±0.25	%
Full-Scale Error Drift	Ext. Reference = 2.5V			±2			±2		ppm/°C
Power Supply Sensitivity V _{ANA} = V _{DIG} = V _{DD}	V _{DD} = 5V ±5% (Note 9)				±8			±8	LSB

LINEAR

ANALOG INPUT The • indicates specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 5)

				LTC.	1606/LTC16	606A	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN}	Analog Input Range (Note 9)	$4.75V \le V_{ANA} \le 5.25V, 4.75V \le V_{DIG} \le 5.25V$	•		±10		V
C _{IN}	Analog Input Capacitance				10		pF
R _{IN}	Analog Input Impedance				10		kΩ

DYNAMIC ACCURACY (Notes 5, 14)

SYMBOL	PARAMETER	CONDITIONS	MIN	LTC1606	MAX	MIN	LTC1606/	MAX	UNITS
S/(N + D)	Signal-to-(Noise + Distortion) Ratio	1kHz Input Signal (Note 14) 10kHz Input Signal 20kHz, –60dB Input Signal	83	90 90 30		87	90 90 30		dB dB dB
THD	Total Harmonic Distortion	1kHz Input Signal, First 5 Harmonics 10kHz Input Signal, First 5 Harmonics	-87	-102 -94		-89	-102 -94		dB dB
	Peak Harmonic or Spurious Noise	1kHz Input Signal 10kHz Input Signal		-102 -94			-102 -94		dB dB
	Full-Power Bandwidth	(Note 15)		275			275		kHz
	Aperture Delay			40			40		ns
	Aperture Jitter		Sufficier	nt to Meet	AC Specs	Sufficient	to Meet	AC Specs	
	Transient Response	Full-Scale Step (Note 9)			1			1	μS
	Overvoltage Recovery	(Note 16)		150			150		ns

INTERNAL REFERENCE CHARACTERISTICS The \bullet indicates specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

			LTO	C1606/LTC16	06A	
PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{REF} Output Voltage	I _{OUT} = 0	•	2.470	2.500	2.520	V
V _{REF} Output Tempco	I _{OUT} = 0			±5		ppm/°C
Internal Reference Source Current				1		μА
External Reference Voltage for Specified Linearity	(Notes 9, 10)		2.30	2.50	2.70	V
External Reference Current Drain	Ext. Reference = 2.5V (Note 9)	•			100	μА
CAP Output Voltage	I _{OUT} = 0			4.096		V

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet indicates specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

					LTC	1606/LTC16	606A	
SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
V_{IH}	High Level Input Voltage	V _{DD} = 5.25V		•	2.4			V
V_{IL}	Low Level Input Voltage	V _{DD} = 4.75V		•			0.8	V
I _{IN}	Digital Input Current	V _{IN} = 0V to V _{DD}		•			±10	μА
C _{IN}	Digital Input Capacitance					5		pF
V_{OH}	High Level Output Voltage	V _{DD} = 4.75V	$I_0 = -10\mu A$			4.5		V
			$I_0 = -200 \mu A$	•	4.0			V
V_{0L}	Low Level Output Voltage	V _{DD} = 4.75V	I ₀ = 160μA			0.05		V
			$I_0 = 1.6 \text{mA}$	•		0.10	0.4	V
I _{OZ}	Hi-Z Output Leakage D15 to D0	$V_{OUT} = 0V \text{ to } V_{DD}, \overline{CS} \text{ High}$		•			±10	μА
C_{OZ}	Hi-Z Output Capacitance D15 to D0	CS High (Note 9)		•			15	pF
I _{SOURCE}	Output Source Current	V _{OUT} = 0V				-10		mA
I _{SINK}	Output Sink Current	$V_{OUT} = V_{DD}$				10		mA

TIMING CHARACTERISTICS The \bullet indicates specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

					LTC1606/LTC1606A		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f _{SAMPLE(MAX)}	Maximum Sampling Frequency		•	250			kHz
t _{CONV}	Conversion Time		•			2.5	μS
t _{ACQ}	Acquisition Time		•			1.5	μS
t ₁	Convert Pulse Width	(Note 11)	•	40			ns
t ₂	Data Valid Delay After R/C↓	(Note 9)	•			2.5	μS
t ₃	BUSY Delay from R/C ↓	C _L = 30pF	•			65	ns
t ₄	BUSY Low		•			2.5	μS
t ₅	BUSY Delay After End of Conversion				100		ns
t ₆	Aperture Delay				40		ns
t ₇	Bus Relinquish Time		•		15	50	ns
t ₈	BUSY Delay After Data Valid		•	20	90		ns
t ₉	Previous Data Valid After R/C↓				2		μS
t ₁₀	R/C to CS Setup Time	(Notes 9, 10)	•	5			ns
t ₁₁	Time Between Conversions		•	4			μS
t ₁₂	Bus Access	C _L = 30pF	•		15	60	ns
	Byte Delay	C _L = 30pF (Notes 9, 10)	•		15	60	ns

POWER REQUIREMENTS

The • indicates specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 5)

				LT(1606/LTC16	606A	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{DD}	Positive Supply Voltage	(Notes 9, 10)		4.75		5.25	V
I_{DD}	Positive Supply Current		•		15	20	mA
P _{DIS}	Power Dissipation		•		75	100	mW

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to ground with DGND, AGND1 and AGND2 wired together (unless otherwise noted).

Note 3: When these pin voltages are taken below ground or above V_{ANA} = $V_{DIG} = V_{DD}$, they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below ground or above VDD without latch-up.

Note 4: When these pin voltages are taken below ground, they will be clamped by internal diodes. This product can handle input currents of 90mA below ground without latchup. These pins are not clamped to VDD.

Note 5: $V_{DD} = 5V$, $f_{SAMPLE} = 250kHz$, $t_r = t_f = 5ns$ unless otherwise

Note 6: Linearity, offset and full-scale specifications apply for a V_{IN} input with respect to ground.

Note 7: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual end points of the transfer curve. The deviation is measured from the center of the quantization band.

Note 8: Bipolar offset is the offset voltage measured from -0.5 LSB when the output code flickers between 0000 0000 0000 0000 and 1111 1111 1111 1111.

Note 9: Guaranteed by design, not subject to test.

Note 10: Recommended operating conditions.

Note 11: With \overline{CS} low the falling R/ \overline{C} edge starts a conversion. If R/ \overline{C} returns high at a critical point during the conversion, it can create errors. For best results, ensure that R/C returns high within 1µs after the start of the conversion.

Note 12: As measured with fixed resistors shown in Figure 4. Adjustable to zero with external potentiometer.


Note 13: Full-scale error is the worst-case of -FS or +FS untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error.


Note 14: All specifications in dB are referred to a full-scale $\pm 10V$ input.


Note 15: Full-power bandwidth is defined as full-scale input frequency at which a signal-to-(noise + distortion) degrades to 60dB or 10 bits of


Note 16: Recovers to specified performance after (2 • FS) input overvoltage.


TYPICAL PERFORMANCE CHARACTERISTICS



























PIN FUNCTIONS

 V_{IN} (Pin 1): Analog Input. Connect through a 200Ω resistor to the analog input. Full-scale input range is ± 10 V.

AGND1 (Pin 2): Analog Ground. Tie to analog ground plane.

REF (Pin 3): 2.5V Reference Output. Bypass with 2.2μF tantalum capacitor. Can be driven with an external reference.

CAP (Pin 4): Reference Buffer Output. Bypass with 10μ F tantalum capacitor. The capacitor output voltage is 4.096V when REF = 2.5V.

AGND2 (Pin 5): Analog Ground. Tie to analog ground plane.

D15 to D8 (Pins 6 to 13): Three-State Data Outputs. Hi-Z state when \overline{CS} is high or when R/\overline{C} is low.

DGND (Pin 14): Digital Ground.

D7 to D0 (Pins 15 to 22): Three-State Data Outputs. Hi-Z state when \overline{CS} is high or when R/\overline{C} is low.

BYTE (Pin 23): Byte Select. With BYTE low, data will be output with Pin 6 (D15) being the MSB and Pin 22 (D0)

being the LSB. With BYTE high, the upper eight bits and the lower eight bits will be switched. The MSB is output on Pin 15 and bit 8 is output on Pin 22. Bit 7 is output on Pin 6 and the LSB is output on Pin 13.

 R/\overline{C} (Pin 24): Read/ \overline{C} onvert Input. With \overline{CS} low, a falling edge on R/\overline{C} puts the internal sample-and-hold into the hold state and starts a conversion. With \overline{CS} low, a rising edge on R/\overline{C} enables the output data bits.


CS (Pin 25): Chip Select. Internally OR'd with R/C. With R/C low, a falling edge on CS will initiate a conversion. With R/C high, a falling edge on CS will enable the output data.

BUSY (Pin 26): Output Shows Converter Status. It is low when a conversion is in progress. Data valid on the rising edge of BUSY. \overline{CS} or R/\overline{C} must be high when BUSY rises or another conversion will start without time for signal acquisition.

 V_{ANA} (Pin 27): 5V Analog Supply. Bypass to ground with a $0.1\mu F$ ceramic and a $10\mu F$ tantalum capacitor.

V_{DIG} (**Pin 28**): 5V Digital Supply. Connect directly to Pin 27.


FUNCTIONAL BLOCK DIAGRAM






TEST CIRCUITS

Load Circuit for Access Timing



Load Circuit for Output Float Delay



APPLICATIONS INFORMATION

Conversion Details

The LTC1606 uses a successive approximation algorithm and an internal sample-and-hold circuit to convert an analog signal to a 16-bit or two byte parallel output. The ADC is complete with a precision reference and an internal clock. The control logic provides easy interface to microprocessors and DSPs. (Please refer to the Digital Interface section for the data format.)

Conversion start is controlled by the \overline{CS} and R/ \overline{C} inputs. At the start of conversion, the successive approximation register (SAR) is reset. Once a conversion cycle has begun, it cannot be restarted.

During the conversion, the internal 16-bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). Referring to Figure 1, V_{IN} is connected through the resistor divider to




Figure 1. LTC1606 Simplified Equivalent Circuit

the sample-and-hold capacitor during the acquire phase and the comparator offset is nulled by the autozero switches. In this acquire phase, a minimum delay of 1.5 μs will provide enough time for the sample-and-hold capacitor to acquire the analog signal. During the convert phase, the autozero switches open, putting the comparator into the compare mode. The input switch switches C_{SAMPLE} to ground, injecting the analog input charge onto the summing junction. This input charge is successively compared with the binary-weighted charges supplied by the capacitive DAC. Bit decisions are made by the high speed comparator. At the end of a conversion, the DAC output balances the V_{IN} input charge. The SAR contents (a 16-bit data word) that represents the V_{IN} are loaded into the 16-bit output latches.

Driving the Analog Inputs

The nominal input range for the LTC1606 is $\pm 10V$ or $(\pm 4 \cdot V_{REF})$ and the input is overvoltage protected to $\pm 25V$. The input impedance is typically $10k\Omega$, therefore, it should be driven with a low impedance source. Wideband noise coupling into the input can be minimized by placing a 1000pF capacitor at the input as shown in Figure 2. An NPO-type capacitor gives the lowest distortion. Place the




Figure 2. Analog Input Filtering



capacitor as close to the device input pin as possible. If an amplifier is to be used to drive the input, care should be taken to select an amplifier with adequate accuracy, linearity and noise for the application. The following list is a summary of the op amps that are suitable for driving the LTC1606. More detailed information is available in the Linear Technology data books and Linear View™ CD-ROM.

LT1007: Low noise precision amplifier. 2.7mA supply current $\pm 5V$ to $\pm 15V$ supplies. Gain bandwidth product 8MHz. DC applications.

LT1097: Low cost, low power precision amplifier. $300\mu A$ supply current. $\pm 5V$ to $\pm 15V$ supplies. Gain bandwidth product 0.7MHz. DC applications.

LT1227: 140MHz video current feedback amplifier. 10mA supply current. $\pm 5V$ to $\pm 15V$ supplies. Low noise and low distortion.

LT1360: 37MHz voltage feedback amplifier. 3.8mA supply current. $\pm 5V$ to $\pm 15V$ supplies. Good AC/DC specs.

LT1363: 50MHz voltage feedback amplifier. 6.3mA supply current. Good AC/DC specs.

LT1364/LT1365: Dual and quad 50MHz voltage feedback amplifiers. 6.3mA supply current per amplifier. Good AC/DC specs.

LT1468: 90MHz 22V/us 16-bit accurate amplifier.

LT1469: Dual LT1468

Internal Voltage Reference

The LTC1606 has an on-chip, temperature compensated, curvature corrected, bandgap reference, which is factory trimmed to 2.50V. The full-scale range of the ADC is equal to $(\pm 4 \bullet V_{REF})$ or nominally $\pm 10V$. The output of the reference is connected to the input of a buffer (1.64x) through a 4k resistor (see Figure 3). The input to the buffer or the output of the reference is available at REF (Pin 3). The internal reference can be overdriven with an external reference if more accuracy is needed. The buffer output drives the internal DAC and is available at CAP (Pin 4). The CAP pin can be used to drive a steady DC load of less than 2mA. Driving an AC load is not recommended because it can cause the performance of the converter to degrade.




Figure 3. Internal or External Reference Source

For minimum code transition noise, the REF pin and the CAP pin should each be decoupled with a capacitor to filter wideband noise from the reference and the buffer (2.2 μ F tantalum for the REF pin and 10 μ F tantalum for the CAP pin). To prevent the 10 μ F bypass capacitor from discharging through the CAP pin if the positive supply (V_{DIG} and V_{ANA}) were to drop, a diode (1N4148 or equivalent) can be placed between the CAP pin and the positive supply.

Offset and Gain Adjustments

The LTC1606 offset and full-scale errors have been trimmed at the factory with the external resistors shown in Figure 4. This allows for external adjustment of offset and full scale in applications where absolute accuracy is important. See Figure 5 for the offset and gain trim circuit. The 100k resistor in parallel with the 33.2k is only needed for externally trimming the offset. First, adjust the offset to zero by adjusting resistor R3. Apply an input voltage of $-152.6\mu V$ (-0.5LSB) and adjust R3 so the code is




Figure 4. ±10V Input Without Trim

LinearView is a trademark of Linear Technology Corporation



changing between 1111 1111 1111 1111 and 0000 0000 0000 0000. The gain error is trimmed by adjusting resistor R4. An input voltage of 9.999542V (+FS - 1.5LSB) is applied to V_{IN} and R4 is adjusted until the output code is changing between 0111 1111 1111 1110 and 0111 1111 1111 1111. Figure 6 shows the bipolar transfer characteristic of the LTC1606.




Figure 5. ±10V Input with Offset and Gain Trim




Figure 6. LTC1606 Bipolar Transfer Characteristics

If the external resistors are not used, the resulting offset and gain error ranges are shown in Table 1.

DC Performance

One way of measuring the transition noise associated with a high resolution ADC is to use a technique where a DC signal is applied to the input of the ADC and the resulting output codes are collected over a large number of conversions. For example in Figure 7, the distribution of output code is shown for a DC input that has been digitized 4096 times. The distribution is Gaussian and the RMS code transition is about 0.65LSB.

DIGITAL INTERFACE

Internal Clock

The ADC has an internal clock that is trimmed to achieve a typical conversion time of 2.3µs. No external adjustments are required and, with the typical acquisition time of 1µs, throughput performance of 250ksps is assured.




Figure 7. Histogram for 4096 Conversions

Table 1

ERROR TERM	WITH BOTH EXTERNAL RESISTORS INCLUDED	WITHOUT THE EXTERNAL 33.2k RESISTOR	WITHOUT EITHER EXTERNAL RESISTOR INCLUDED
Offset Error	-10mV < Error < 10mV	10mV < Error< 55mV	54mV < Error < 155mV
+Full-Scale Error	-0.25% < Error < 0.25% -0.50% < Error < 0.50%	-1.3% < Error < -0.10%	-3.40% < Error < -0.85%
-Full-Scale Error	-0.25% < Error < 0.25% -0.50% < Error < 0.50%	0.25% < Error < 1.40%	2.10% < Error < 6.15%



Timing and Control

Conversion start and data read are controlled by two digital inputs: \overline{CS} and R/\overline{C} . To start a conversion and put the sample-and-hold into the hold mode, bring \overline{CS} and R/\overline{C} low for no less than 40ns. Once initiated, it cannot be restarted until the conversion is complete. Converter status is indicated by the \overline{BUSY} output and this is low while the conversion is in progress.

There are two modes of operation. The first mode is shown in Figure 8. The digital input R/ \overline{C} is used to control the start of conversion. \overline{CS} is tied low. When R/ \overline{C} goes low, the sample-and-hold goes into the hold mode and a conversion is started. \overline{BUSY} goes low and stays low during the conversion and will go back high after the conversion has been completed and the internal output shift registers have been updated. R/ \overline{C} should remain low for no less than 40ns. During the time R/ \overline{C} is low, the digital outputs are in a Hi-Z state. R/ \overline{C} should be brought back high within 1 μ s after the start of the conversion to ensure that no errors occur in the digitized result. The second mode, shown in

Figure 9, uses the \overline{CS} signal to control the start of a conversion and the reading of the digital output. In this mode the R/ \overline{C} input signal should be brought low no less than 10ns before the falling edge of \overline{CS} . The minimum pulse width for \overline{CS} is 40ns. When \overline{CS} falls, \overline{BUSY} goes low and will stay low until the end of the conversion. \overline{BUSY} will go high after the conversion has been completed. The new data is valid when \overline{CS} is brought back low again to initiate a read. Again, it is recommended that both R/ \overline{C} and \overline{CS} return high within 1µs after the start of the conversion.

Output Data

The output data can be read as a 16-bit word or it can be read as two 8-bit bytes. The format of the output data is two's complement. The digital input pin BYTE is used to control the two byte read. With the BYTE pin low, the first eight MSBs are output on the D15 to D8 pins and the eight LSBs are output on the D7 to D0 pins. When the BYTE pin is taken high, the eight LSBs replace the eight MSBs (Figure 10).




Figure 8. Conversion Timing with Outputs Enabled After Conversion (CS Tied Low)




Figure 9. Using $\overline{\text{CS}}$ to Control Conversion and Read Timing




Figure 10. Using $\overline{\text{CS}}$ and BYTE to Control Data Bus Read Timing

Dynamic Performance

FFT (Fast Fourier Transform) test techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental.

Signal-to-Noise Ratio

The Signal-to-Noise and Distortion Ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the A/D output. The output is band limited to frequencies from above DC and below half the sampling frequency. A typical LTC1606 has a SINAD of 90dB and THD of -100dB with a 250kHz sampling rate and a 1kHz input.

Total Harmonic Distortion

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency. THD is expressed as:

THD =
$$20\log \frac{\sqrt{{V_2}^2 + {V_3}^2 + {V_4}^2 ... + {V_N}^2}}{V_1}$$

where V_1 is the RMS amplitude of the fundamental frequency and V_2 through V_N are the amplitudes of the second through Nth harmonics.

Board Layout, Power Supplies and Decoupling

Wire wrap boards and molded sockets are not recommended for high resolution or high speed A/D converters. To obtain the best performance from the LTC1606, a printed circuit board is required. Layout for the printed circuit board should ensure the digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC. The analog input should be screened by AGND.


Pay particular attention to the design of the analog and digital ground planes. The DGND pin of the LTC1606 should be tied to the analog ground plane. Placing the bypass capacitor as close as possible to the power supply, the reference and reference buffer output is very important. Low impedance common returns for these bypass capacitors are essential to low noise operation of the ADC, and the foil width for these tracks should be as wide as possible. Also, since any potential difference in grounds between the signal source and ADC appears as an error voltage in series with the input signal, attention should be paid to reducing the ground circuit impedance as much as possible.



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

G Package 28-Lead Plastic SSOP (0.209)

(LTC DWG # 05-08-1640)




NOTE: DIMENSIONS ARE IN MILLIMETERS


 $\frac{0.13 - 0.22}{(0.005 - 0.009)}$

*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.152mm (0.006") PER SIDE

 $\frac{0.55 - 0.95}{(0.022 - 0.037)}$

**DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.254mm (0.010") PER SIDE






PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

SW Package 28-Lead Plastic Small Outline (Wide 0.300)

(LTC DWG # 05-08-1620)




- 1. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS
- *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- **DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE



TYPICAL APPLICATION

High Impedance Buffered Input Exhibits 100dB SFDR and 98dB THD Performance



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1274/LTC1277	Low Power 12-Bit, 100ksps ADCs	10mW Power Dissipation, Parallel/Byte Interface
LTC1415	Single 5V, 12-Bit, 1.25Msps ADC	55mW Power Dissipation, 72dB SINAD
LTC1418	14-Bit, 200ksps ADC	15mW, Serial or Parallel Interface
LTC1419	Low Power 14-Bit, 800ksps ADC	True 14-Bit Linearity, 81.5dB SINAD, 150mW Dissipation
LT1460-2.5	Micropower Precision Series Reference	0.075% Max, 10ppm/°C Max, Only 130µA Supply Current
LT1461	Precision Bandgap Reference	0.04% Max, 3ppm/°C Max
LTC1594/LTC1598	Micropower 4-/8-Channel 12-Bit ADCs	Serial I/O, 3V and 5V Versions
LTC1604	16-Bit, 333ksps ADC	±2.5V Input, 90dB SINAD, 100dB THD, No Missing Codes
LTC1605	16-Bit, 100kHz ADC	Pin Compatible with LTC1606
LTC1605-1/LTC1605-2	16-Bit, 100kHz ADC	0V to 4V/±4V Input Range, Pin Compatible with LTC1606
LTC1608	16-Bit, 500ksps ADC	±2.5V Input, No Missing Codes, Pin Compatible with LTC1604

LT/LT 0605 REV A · PRINTED IN THE USA © LINEAR TECHNOLOGY CORPORATION 2000