


LT1789-1/LT1789-10

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage (V^+ to V^-).....	36V
Input Differential Voltage	36V
Input Current (Note 3).....	$\pm 20\text{mA}$
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	-40°C to 85°C
Specified Temperature Range (Note 4)	
LT1789C-1, LT1789C-10	-40°C to 85°C
LT1789I-1, LT1789I-10	-40°C to 85°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec).....	300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT1789CS8-1#PBF	LT1789CS8-1#TRPBF	17891	8-Lead Plastic SO	-40°C to 85°C
LT1789IS8-1#PBF	LT1789IS8-1#TRPBF	1789I1	8-Lead Plastic SO	-40°C to 85°C
LT1789CS8-10#PBF	LT1789CS8-10#TRPBF	178910	8-Lead Plastic SO	-40°C to 85°C
LT1789IS8-10#PBF	LT1789IS8-10#TRPBF	789I10	8-Lead Plastic SO	-40°C to 85°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT1789CS8-1	LT1789CS8-1#TR	17891	8-Lead Plastic SO	-40°C to 85°C
LT1789IS8-1	LT1789IS8-1#TR	1789I1	8-Lead Plastic SO	-40°C to 85°C
LT1789CS8-10	LT1789CS8-10#TR	178910	8-Lead Plastic SO	-40°C to 85°C
LT1789IS8-10	LT1789IS8-10#TR	789I10	8-Lead Plastic SO	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>

3V AND 5V ELECTRICAL CHARACTERISTICS

$V_S = 3\text{V}, 0\text{V}; V_S = 5\text{V}, 0\text{V}; R_L = 20\text{k}\Omega, V_{CM} = V_{REF} = \text{half supply}, T_A = 25^\circ\text{C}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1789-1			LT1789-10			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
G	Gain Range	LT1789-1, $G = 1 + (200\text{k}/R_G)$ LT1789-10, $G = 10 \cdot [1 + (200\text{k}/R_G)]$	1		1000	10		1000	
	Gain Error (Note 6)	$G = 1, V_O = 0.1\text{V to } (+V_S) - 1\text{V}$		0.02	0.20				%
		LT1789-1, $V_O = 0.1\text{V to } (+V_S) - 0.3\text{V}$ LT1789-10, $V_O = 0.2\text{V to } (+V_S) - 0.3\text{V}$							
		$G = 10$ (Note 2)		0.06	0.25		0.01	0.25	%
		$G = 100$ (Note 2)		0.06	0.27		0.09	0.30	%
		$G = 1000$ (Note 2)		0.13			0.16		%
	Gain Nonlinearity (Note 6)	$G = 1, V_O = 0.1\text{V to } (+V_S) - 1\text{V}$		35	100				ppm
		LT1789-1, $V_O = 0.1\text{V to } (+V_S) - 0.3\text{V}$ LT1789-10, $V_O = 0.2\text{V to } 4.7\text{V}, V_S = 5\text{V}$ (Note 8)							
		$G = 10$		12	40		15	100	ppm
		$G = 100$		18	75		20	100	ppm
		$G = 1000$		90			100		ppm

1789fc

3V AND 5V ELECTRICAL CHARACTERISTICS

supply, $T_A = 25^\circ\text{C}$, unless otherwise noted.

$V_S = 3\text{V}, 0\text{V}; V_S = 5\text{V}, 0\text{V}; R_L = 20\text{k}, V_{CM} = V_{REF} = \text{half}$

SYMBOL	PARAMETER	CONDITIONS	LT1789-1			LT1789-10			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OST}	Total Input Referred Offset Voltage	V _{OST} = V _{OSI} + V _{OSO} /G							
V _{OSI}	Input Offset Voltage	G = 1000		15	100		20	160	μV
V _{OSO}	Output Offset Voltage	G = 1 (LT1789-1), G =10 (LT1789-10)		150	750		650	3000	μV
I _{OS}	Input Offset Current	(Note 6)		0.2	4		0.2	4	nA
I _B	Input Bias Current	(Note 6)		19	40		19	40	nA
e _n	Input Noise Voltage, RTI (Referred to Input)	G = 1, f ₀ = 0.1Hz to 10Hz G = 10 G = 100, 1000		5.0 1.5 1.0			4.6 1.1		μV _{P-P} μV _{P-P} μV _{P-P}
Total RTI Noise = √e _{ni} ² + (e _{no} /G) ²									
e _{ni}	Input Noise Voltage Density, RTI	f ₀ = 1kHz (Note 7)		48	85		52	90	nV/√Hz
e _{no}	Output Noise Voltage Density, RTI	f ₀ = 1kHz (Note 3)		330			270		nV/√Hz
i _n	Input Noise Current	f ₀ = 0.1Hz to 10Hz		16			16		pA _{P-P}
	Input Noise Current Density	f ₀ = 1kHz		62			62		fA/√Hz
R _{IN}	Input Resistance	V _{IN} = 0V to (+V _S) – 1V (Note 6)	0.75	1.6		0.75	1.6		GΩ
C _{IN}	Input Capacitance	Differential Common Mode		1.6 1.6			1.6 1.6		pF pF
V _{CM}	Input Voltage Range		0		+V _S – 1	0		+V _S – 1.2	V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance (Note 6) LT1789-1, V _{CM} = 0V to (+V _S) – 1V LT1789-10, V _{CM} = 0V to (+V _S) – 1.2V G = 1 G = 10 G = 100 G = 1000		79 96 100 100	88 106 114 114		88 105 113 113		 dB dB dB dB
PSRR	Power Supply Rejection Ratio	V _S = 2.5V to 12.5V, V _{CM} = V _{REF} = 1V G = 1 G = 10 G = 100 G = 1000		90 100 102 102	100 113 116 116		94 102 102	109 120 120	 dB dB dB dB
	Minimum Supply Voltage			2.2	2.5		2.2	2.5	V
I _S	Supply Current	(Note 7)		67	95		67	95	μA
V _{OL}	Output Voltage Swing LOW	(Note 7)		54	100		62	110	mV
V _{OH}	Output Voltage Swing HIGH	(Note 7)	+V _S – 0.3	+V _S – 0.19		+V _S – 0.3	+V _S – 0.19		V
I _{SC}	Short-Circuit Current	Short to GND Short to +V _S		2.2 8.5			2.2 8.5		 mA mA
BW	Bandwidth	G = 1 G = 10 G = 100 G = 1000		60 30 3 0.2			25 12 1.5		 kHz kHz kHz kHz
SR	Slew Rate	G = 10, V _{OUT} = 0.5V to 4.5V		0.023			0.062		V/μs
	Settling Time to 0.01%	4V Step		240			190		μs
R _{REFIN}	Reference Input Resistance			220			220		kΩ
I _{REFIN}	Reference Input Current	V _{REF} = 0V		2.7			2.7		μA
AV _{REF}	Reference Gain to Output			1 ±0.0001			1 ±0.0001		

LT1789-1/LT1789-10

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the temperature range of $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$. $V_S = 3\text{V}, 0\text{V}$; $V_S = 5\text{V}, 0\text{V}$; $R_L = 20\text{k}$, $V_{\text{REF}} = \text{half supply}$, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	LT1789-1			LT1789-10			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
	Gain Error (Note 6)	G = 1, V _O = 0.3V to (+V _S) – 1V	●	0.25					%
		V _O = 0.3V to (+V _S) – 0.5V	●						%
		G = 10 (Note 2)	●	0.53		0.30			%
	Gain Nonlinearity (Note 6)	G = 100 (Note 2)	●	0.55		0.53			%
		G = 1, V _O = 0.3V to (+V _S) – 1V	●	185					ppm
		LT1789-1, V _O = 0.3V to (+V _S) – 0.5V LT1789-10, V _O = 0.3V to 4.7V, V _S = 5V (Note 8)	●						
	G = 10	●	90		130			ppm	
		G = 100	●	120		130			ppm
G/T	Gain vs Temperature	G < 1000 (Notes 2, 3)	●	5	50	5		50	ppm/°C
V _{OST}	Total Input Referred Offset Voltage	V _{OST} = V _{OSI} + V _{OSO} /G							
V _{OSI}	Input Offset Voltage	G = 1000	●	150		190			μV
V _{OSIH}	Input Offset Voltage Hysteresis	(Notes 3, 5)	●	3	10	3		10	μV
V _{OSO}	Output Offset Voltage	G = 1 (LT1789-1), G = 10 (LT1789-10)	●	950		3700			μV
V _{OSOH}	Output Offset Voltage Hysteresis	(Notes 3, 5)	●	50	100	300		900	μV
V _{OSI} /T	Input Offset Voltage Drift (RTI)	(Note 3)	●	0.2	0.5	0.3		0.7	μV/°C
V _{OSO} /T	Output Offset Voltage Drift	(Note 3)	●	1.5	4	7		20	μV/°C
I _{OS}	Input Offset Current	(Note 6)	●	4.5		4.5			nA
I _{OS} /T	Input Offset Current Drift		●	3		3			pA/°C
I _B	Input Bias Current	(Note 6)	●	45		45			nA
I _B /T	Input Bias Current Drift		●	50		50			pA/°C
V _{CM}	Input Voltage Range		●	0.2	(+V _S) – 1	0.2		(+V _S) – 1.5	V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance (Note 6) LT1789-1, V _{CM} = 0.2V to (+V _S) – 1V LT1789-10, V _{CM} = 0.2V to (+V _S) – 1.5V G = 1 G = 10 G = 100, 1000	● ● ●	77 94 98			85 96	dB dB dB	
PSRR	Power Supply Rejection Ratio	V _S = 2.5V to 12.5V, V _{CM} = V _{REF} = 1V G = 1 G = 10 G = 100, 1000	● ● ●	88 98 100			92 100	dB dB dB	
	Minimum Supply Voltage		●	2.5		2.5			V
I _S	Supply Current	(Note 7)	●	115		115			μA
V _{OL}	Output Voltage Swing LOW	(Note 7)	●	110		120			mV
V _{OH}	Output Voltage Swing HIGH	(Note 7)	●	+V _S – 0.38		+V _S – 0.38			V

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the temperature range of $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$. $V_S = 3\text{V}$, 0V ; $V_S = 5\text{V}$, 0V ; $R_L = 20\text{k}$, $V_{\text{REF}} = \text{half supply}$, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		LT1789-1			LT1789-10			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
	Gain Error (Note 6)	G = 1, V _O = 0.3V to (+V _S) – 1V	●	0.30						%
		V _O = 0.3V to (+V _S) – 0.5V	●							%
		G = 10 (Note 2)	●	0.57			0.35			%
	Gain Nonlinearity (Note 6)	G = 100 (Note 2)	●	0.59			0.62			%
		G = 1, V _O = 0.3V to (+V _S) – 1V	●	250						ppm
		LT1789-1, V _O = 0.3V to (+V _S) – 0.5V LT1789-10, V _O = 0.3V to 4.7V, V _S = 5V (Note 8) G = 10 G = 100	● ●	105 160			150 170			ppm ppm
G/T	Gain vs Temperature	G < 1000 (Notes 2, 3)	●	5	50		5	50	ppm/°C	
V _{OST}	Total Input Referred Offset Voltage	V _{OST} = V _{OSI} + V _{OSO} /G								
V _{OSI}	Input Offset Voltage	G = 1000	●	175			205			μV
V _{OSIH}	Input Offset Voltage Hysteresis	(Notes 3, 5)	●	3	10		3	10		μV
V _{OSO}	Output Offset Voltage	G = 1 (LT1789-1), G = 10 (LT1789-10)	●	1050			4000			μV
V _{OSOH}	Output Offset Voltage Hysteresis	(Notes 3, 5)	●	50	100		300	900		μV
V _{OSI} /T	Input Offset Voltage Drift (RTI)	(Note 3)	●	0.2	0.5		0.3	0.7		μV/°C
V _{OSO} /T	Output Offset Voltage Drift	(Note 3)	●	1.5	4		7	20		μV/°C
I _{OS}	Input Offset Current	(Note 6)	●	5			5			nA
I _{OS} /T	Input Offset Current Drift		●	3			3			pA/°C
I _B	Input Bias Current	(Note 6)	●	50			50			nA
I _B /T	Input Bias Current Drift		●	50			50			pA/°C
V _{CM}	Input Voltage Range		●	0.2	+V _S – 1		0.2	+V _S – 1.5		V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance (Note 6)								
		LT1789-1, V _{CM} = 0.2V to (+V _S) – 1V	●							dB
		LT1789-10, V _{CM} = 0.2V to (+V _S) – 1.5V	●							dB
		G = 1	●	75					dB	
		G = 10	●	92			84			dB
		G = 100, 1000	●	96			94			dB
		V _S = 2.5V to 12.5V, V _{CM} = V _{REF} = 1V								
PSRR	Power Supply Rejection Ratio	G = 1	●	86						dB
		G = 10	●	96			90			dB
		G = 100, 1000	●	98			98			dB
	Minimum Supply Voltage		●	2.5			2.5			V
I _S	Supply Current	(Note 7)	●	125			125			μA
V _{OL}	Output Voltage Swing LOW	(Note 7)	●	120			130			mV
V _{OH}	Output Voltage Swing HIGH	(Note 7)	●	+V _S – 0.40			+V _S – 0.40			V

LT1789-1/LT1789-10

ELECTRICAL CHARACTERISTICS

$V_S = \pm 15V$, $R_L = 20k$, $V_{CM} = V_{OUT} = 0V$, $T_A = 25^\circ C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1789-1			LT1789-10			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
G	Gain Range	LT1789-1, G = 1 + (200k/R _G) LT1789-10, G = 10 • [1+ (200k/R _G)]	1		1000	10		1000	
	Gain Error	V _O = ±10V							
		G = 1		0.01	0.10				%
		G = 10 (Note 2)		0.04	0.15		0.01	0.15	%
G = 100 (Note 2)			0.04	0.15		0.03	0.20	%	
	G = 1000 (Note 2)		0.07	0.20		0.03	0.25	%	
	Gain Nonlinearity	V _O = ±10V							
		G = 1		8	20				ppm
		G = 10		1	10		5	40	ppm
		G = 100		6	20		5	40	ppm
	G = 1000		20	100		25	160	ppm	
V _{OST}	Total Input Referred Offset Voltage	V _{OST} = V _{OSI} + V _{OSO} /G							
V _{OSI}	Input Offset Voltage	G = 1000		30	235		30	295	μV
V _{OSO}	Output Offset Voltage	G = 1 (LT1789-1), G =10 (LT1789-10)		0.2	1		0.6	3.3	mV
I _{OS}	Input Offset Current			0.2	4		0.2	4	nA
I _B	Input Bias Current			17	40		17	40	nA
e _n	Input Noise Voltage, RTI	f ₀ = 0.1Hz to 10Hz G = 1 G = 10 G = 100, 1000		5.0 1.5 1.0			4.6 1.1		μV _{P-P} μV _{P-P} μV _{P-P}
Total RTI Noise = √e _{ni} ² + (e _{no} /G) ²									
e _{ni}	Input Noise Voltage Density, RTI	f ₀ = 1kHz		49	90		53	95	nV/√Hz
e _{no}	Output Noise Voltage Density, RTI	f ₀ = 1kHz		330			270		nV/√Hz
i _n	Input Noise Current	f ₀ = 0.1Hz to 10Hz		19			19		pA _{P-P}
	Input Noise Current Density	f ₀ = 1kHz		62			62		fA/√Hz
R _{IN}	Input Resistance		2	4.7		2	4.7		GΩ
C _{IN}	Input Capacitance	Differential Common Mode		20 17			20 17		pF pF
V _{CM}	Input Voltage Range		-15		-14	-15		-14	V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance, V _{CM} = -15V to 14V G = 1 G = 10 G = 100, 1000	80 98 102	89 108 117		93 102	108 123		dB dB dB
PSRR	Power Supply Rejection Ratio	LT1789-1 V _S = ±1.25V to ±16V LT1789-10 V _S = ±1.50V to ±16V G = 1 G = 10 G = 100, 1000	94 104 102	107 118 121		100 106	115 123		dB dB dB
	Minimum Supply Voltage				±1.25			±1.50	V
I _S	Supply Current			85	130		85	130	μA
V _O	Output Voltage Swing		±14.5	±14.7		±14.5	±14.7		V
I _{SC}	Short-Circuit Current	Short to -V _S Short to +V _S		2.2 8.5			2.2 8.5		mA mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $R_L = 20k$, $V_{CM} = V_{OUT} = 0V$, $T_A = 25^\circ C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1789-1			LT1789-10			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
BW	Bandwidth	$G = 1$		60					kHz
		$G = 10$		30			25		kHz
		$G = 100$		3			12		kHz
		$G = 1000$		0.2			1.5		kHz
SR	Slew Rate	$V_{OUT} = \pm 10V$	0.012	0.026		0.028	0.066		V/ μs
	Settling Time to 0.01%	10V Step		460			270		μs
R_{REFIN}	Reference Input Resistance			220			220		k Ω
I_{REFIN}	Reference Input Current	$V_{REF} = 0V$		2.7			2.7		μA
AV_{REF}	Reference Gain to Output			1 ± 0.0001			1 ± 0.0001		

The ● denotes the specifications which apply over the temperature range of $0^\circ C \leq T_A \leq 70^\circ C$. $V_S = \pm 15V$, $R_L = 20k$, $V_{CM} = V_{REF} = 0V$, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		LT1789-1			LT1789-10			UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
	Gain Error	$V_O = \pm 10V$								%
		$G = 1$	●		0.15					%
		$G = 10$ (Note 2)	●		0.38			0.20		%
		$G = 100$ (Note 2)	●		0.38			0.43		%
		$G = 1000$ (Note 2)	●		0.43			0.48		%
	Gain Nonlinearity	$V_O = \pm 10V$								ppm
		$G = 1$	●		25					ppm
		$G = 10$	●		15			45		ppm
		$G = 100$	●		25			45		ppm
		$G = 1000$	●		120			180		ppm
G/T	Gain vs Temperature	$G < 1000$ (Notes 2, 3)	●		5	50		5	50	ppm/ $^\circ C$
V_{OST}	Total Input Referred Offset Voltage	$V_{OST} = V_{OSI} + V_{OSO}/G$								
V_{OSI}	Input Offset Voltage	$G = 1000$	●			285			325	μV
V_{OSIH}	Input Offset Voltage Hysteresis	(Notes 3, 5)	●		8	30		8	30	μV
V_{OSO}	Output Offset Voltage	$G = 1$	●			1.2			4	mV
V_{OSOH}	Output Offset Voltage Hysteresis	(Notes 3, 5)	●		50	120		400	1000	μV
V_{OSI}/T	Input Offset Voltage Drift (RTI)	(Note 3)	●		0.2	0.7		0.3	0.8	$\mu V/^\circ C$
V_{OSO}/T	Output Offset Voltage Drift	(Note 3)	●		1.5	5		8	22	$\mu V/^\circ C$
I_{OS}	Input Offset Current		●			4.5			4.5	nA
I_{OS}/T	Input Offset Current Drift		●		2			2		pA/ $^\circ C$
I_B	Input Bias Current		●			45			45	nA
I_B/T	Input Bias Current Drift		●		35			35		pA/ $^\circ C$
V_{CM}	Input Voltage Range	$G = 1$, Other Input Grounded	●	-14.8		14	-14.8		14	V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance,								
		$V_{CM} = -14.8V$ to 14V								
		$G = 1$	●		78					dB
		$G = 10$	●		96			91		dB
		$G = 100, 1000$	●		100			100		dB

LT1789-1/LT1789-10

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the temperature range of $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$. $V_S = \pm 15\text{V}$, $R_L = 20\text{k}$, $V_{CM} = V_{REF} = 0\text{V}$, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	LT1789-1			LT1789-10			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
PSRR	Power Supply Rejection Ratio	LT1789-1, $V_S = \pm 1.25\text{V}$ to $\pm 16\text{V}$ LT1789-10, $V_S = \pm 1.50\text{V}$ to $\pm 16\text{V}$ $G = 1$ ● $G = 10$ ● $G = 100, 1000$ ●		92 102 104		98 104			dB dB dB
	Minimum Supply Voltage				± 1.25			± 1.50	V
I_S	Supply Current				150			150	μA
V_O	Output Voltage Swing		± 14.25			± 14.25			V
SR	Slew Rate	$V_{OUT} = \pm 10\text{V}$	0.010			0.026			V/ μs

The ● denotes the specifications which apply over the temperature range of $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$. $V_S = \pm 15\text{V}$, $R_L = 20\text{k}$, $V_{CM} = V_{REF} = 0\text{V}$, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	LT1789-1			LT1789-10			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
	Gain Error	$V_O = \pm 10\text{V}$ $G = 1$ ● $G = 10$ (Note 2) ● $G = 100$ (Note 2) ● $G = 1000$ (Note 2) ●			0.20 0.57 0.57 0.62			0.25 0.62 0.67	% % % %
	Gain Nonlinearity	$V_O = \pm 10\text{V}$ $G = 1$ ● $G = 10$ ● $G = 100$ ● $G = 1000$ ●			30 20 30 130			50 50 200	ppm ppm ppm ppm
G/T	Gain vs Temperature	$G < 1000$ (Notes 2, 3)		5	50		5	50	ppm/ $^{\circ}\text{C}$
V_{OST}	Total Input Referred Offset Voltage	$V_{OST} = V_{OSI} + V_{OSO}/G$							
V_{OSI}	Input Offset Voltage	$G = 1000$			305			340	μV
V_{OSIH}	Input Offset Voltage Hysteresis	(Notes 3, 5)		8	30		8	30	μV
V_{OSO}	Output Offset Voltage	$G = 1$			1.3			4.2	mV
V_{OSOH}	Output Offset Voltage Hysteresis	(Notes 3, 5)		50	120		400	1000	μV
V_{OSI}/T	Input Offset Voltage Drift (RTI)	(Note 3)		0.2	0.7		0.3	0.8	$\mu\text{V}/^{\circ}\text{C}$
V_{OSO}/T	Output Offset Voltage Drift	(Note 3)		1.5	5		8	22	$\mu\text{V}/^{\circ}\text{C}$
I_{OS}	Input Offset Current				5			5	nA
I_{OS}/T	Input Offset Current Drift			2			2		pA/ $^{\circ}\text{C}$
I_B	Input Bias Current				50			50	nA
I_B/T	Input Bias Current Drift			35			35		pA/ $^{\circ}\text{C}$
V_{CM}	Input Voltage Range	$G = 1$, Other Input Grounded	-14.8		14	-14.8		14	V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance, $V_{CM} = -14.8\text{V}$ to 14V $G = 1$ ● $G = 10$ ● $G = 100, 1000$ ●		76 94 98		89 98			dB dB dB

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the temperature range of $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$. $V_S = \pm 15\text{V}$, $R_L = 20\text{k}$, $V_{CM} = V_{REF} = 0\text{V}$, unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	LT1789-1			LT1789-10			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
PSRR	Power Supply Rejection Ratio	LT1789-1, $V_S = \pm 1.25\text{V}$ to $\pm 16\text{V}$ LT1789-10, $V_S = \pm 1.50\text{V}$ to $\pm 16\text{V}$ $G = 1$ $G = 10$ $G = 100, 1000$	●	90					dB
			●	100		96			dB
			●	102		102			dB
	Minimum Supply Voltage		●		± 1.25			± 1.50	V
I_S	Supply Current		●		160			160	μA
V_O	Output Voltage Swing		●	± 14.15		± 14.15			V
SR	Slew Rate	$V_{OUT} = \pm 10\text{V}$	●	0.008		0.024			V/ μs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Does not include the effect of the external gain resistor R_G .

Note 3: This parameter is not 100% tested.

Note 4: The LT1789C-1/ LT1789C-10 is guaranteed to meet specified performance from 0°C to 70°C and is designed, characterized and expected to meet these extended temperature limits, but is not tested at -40°C and 85°C . The LT1789I-1/ LT1789I-10 is guaranteed to meet the extended temperature limits.




Note 5: Hysteresis in offset voltage is created by package stress that differs depending on whether the IC was previously at a higher or lower temperature. Offset voltage hysteresis is always measured at 25°C , but the IC is cycled to 85°C I-grade (or 70°C C-grade) or -40°C I-grade (0°C C-grade) before successive measurement. 60% of the parts will pass the typical limit on the data sheet.

Note 6: $V_S = 5\text{V}$ limits are guaranteed by correlation to $V_S = 3\text{V}$ and $V_S = \pm 15\text{V}$ tests.

Note 7: $V_S = 3\text{V}$ limits are guaranteed by correlation to $V_S = 5\text{V}$ and $V_S = \pm 15\text{V}$ tests.


Note 8: This parameter is not tested at $V_S = 3\text{V}$ on the LT1789-10 due to an increase in sensitivity to test system noise. Actual performance is expected to be similar to performance at $V_S = 5\text{V}$.

TYPICAL PERFORMANCE CHARACTERISTICS (LT1789-1, LT1789-10)




TYPICAL PERFORMANCE CHARACTERISTICS (LT1789-1)


Output Voltage Swing vs Load Current




Gain vs Frequency




Slew Rate vs Temperature




Common Mode Rejection Ratio vs Frequency




Negative Power Supply Rejection Ratio vs Frequency




Positive Power Supply Rejection Ratio vs Frequency




Output Impedance vs Frequency




Overshoot vs Capacitive Load




Settling Time to 0.01% vs Output Step




TYPICAL PERFORMANCE CHARACTERISTICS (LT1789-1)




1789 G13




1789 G14




1789 G15



1789 G16



1789 G17




1789 G18


1789fc

TYPICAL PERFORMANCE CHARACTERISTICS (LT1789-10)


Output Voltage Swing vs Load Current




Gain vs Frequency




Slew Rate vs Temperature




Common Mode Rejection Ratio vs Frequency




Negative Power Supply Rejection Ratio vs Frequency




Positive Power Supply Rejection Ratio vs Frequency




Output Impedance vs Frequency









Overshoot vs Capacitive Load



Settling Time to 0.01% vs Output Step




TYPICAL PERFORMANCE CHARACTERISTICS (LT1789-10)




TYPICAL PERFORMANCE CHARACTERISTICS (LT1789-1)


Large-Signal Transient Response
G = 1, 10, 100




Large-Signal Transient Response
G = 1000




Small-Signal Transient Response
G = 1




Small-Signal Transient Response
G = 10



Small-Signal Transient Response
G = 100




Small-Signal Transient Response
G = 1000




TYPICAL PERFORMANCE CHARACTERISTICS (LT1789-10)


Large-Signal Transient Response
G = 10, 100




Large-Signal Transient Response
G = 1000




Small-Signal Transient Response
G = 10



Small-Signal Transient Response
G = 100





Small-Signal Transient Response
G = 1000





TYPICAL PERFORMANCE CHARACTERISTICS (LT1789-1)

Valid Output Voltage vs Input Common Mode Voltage
 $V_S = \pm 15V$





1789 G49

Valid Output Voltage vs Input Common Mode Voltage
 $V_S = \pm 2.5V$





1789 G50

Valid Output Voltage vs Input Common Mode Voltage
 $V_S = \pm 1.5V$





1789 G51

Valid Output Voltage vs Input Common Mode Voltage
 $V_S = 5V$



1789 G52



Valid Output Voltage vs Input Common Mode Voltage
 $V_S = 3V$



1789 G53



TYPICAL PERFORMANCE CHARACTERISTICS (LT1789-10)

Valid Output Voltage vs Input Common Mode Voltage
 $V_S = \pm 15V$





1789 G54

Valid Output Voltage vs Input Common Mode Voltage
 $V_S = \pm 2.5V$





1789 G55

Valid Output Voltage vs Input Common Mode Voltage
 $V_S = \pm 1.5V$





1789 G56

Valid Output Voltage vs Input Common Mode Voltage
 $V_S = 5V$



1789 G57

Valid Output Voltage vs Input Common Mode Voltage
 $V_S = 3V$



1789 G58

BLOCK DIAGRAM




Figure 1. Block Diagram

APPLICATIONS INFORMATION

Setting the Gain

The gain of the LT1789-1 and LT1789-10 is set by the value of resistor R_G , applied across pins 1 and 8. For the LT1789-1, the gain G will be:

$$G = 1 + 200k/R_G$$

and R_G can be calculated from the desired gain by

$$R_G = 200k/(G - 1)$$

For the LT1789-10, the gain G will be

$$G = 10 \cdot (1 + 200k/R_G)$$

and R_G can be calculated from the desired gain by

$$R_G = 200k/(0.1 \cdot G - 1)$$

For the lowest achievable gain, R_G may be set to infinity by leaving Pins 1 and 8 open.

Input and Output Offset Voltage

The offset voltage of the LT1789-1/LT1789-10 has two components: the output offset and the input offset. The total offset voltage referred to the input (RTI) is found by dividing the output offset by the programmed gain (G) and adding it to the input offset. At high gains the input offset voltage dominates, whereas at low gains the output offset voltage dominates. The total offset voltage is:

$$\text{Total input offset voltage (RTI)} = \text{input offset} + (\text{output offset}/G)$$

$$\text{Total output offset voltage (RTO)} = (\text{input offset} \cdot G) + \text{output offset}$$

APPLICATIONS INFORMATION

Reference Terminal

The output voltage of the LT1789-1/LT1789-10 (Pin 6) is referenced to the voltage on the reference terminal (Pin 5). Resistance in series with the REF pin must be minimized for best common mode rejection. For example, a 22Ω resistance from the REF pin to ground will not only increase the gain error by 0.02% but will lower the CMRR to 80dB.

Output Offset Trimming

The LT1789-1/LT1789-10 is laser trimmed for low offset voltage so that no external offset trimming is required for most applications. In the event that the offset needs to be adjusted, the circuit in Figure 2 is an example of an optional offset adjust circuit. The op amp buffer provides a low impedance to the REF pin where resistance must be kept to a minimum for best CMRR and lowest gain error.

Input Bias Current Return Path

The low input bias current of the LT1789-1/LT1789-10 (19nA) and the high input impedance ($1.6G\Omega$) allow the use of high impedance sources without introducing significant offset voltage errors, even when the full common mode range is required. However, a path must be provided for the input bias currents of both inputs when a purely differential signal is being amplified. Without this path the inputs will float high and exceed the input common mode range of the LT1789-1/LT1789-10, resulting in a saturated input stage. Figure 3 shows three examples of an input bias current path. The first example is of a purely differential signal source with a $10k\Omega$ input current path to ground. Since the impedance of the signal source is low, only one resistor is needed. Two matching resistors are needed for higher impedance signal sources as shown in the second example. Balancing the input impedance improves both common mode rejection and DC offset. The need for input resistors is eliminated if a center tap is present as shown in the third example.




Figure 2. Optional Trimming of Output Offset Voltage




Figure 3. Providing an Input Common Mode Current Path

APPLICATIONS INFORMATION

Output Voltage vs Input Common Mode Voltage

All instrumentation amplifiers have limiting factors that can cause an output to be invalid (the output is not equal to the input differential voltage multiplied by the gain) even though the output appears to be operating in a linear region. Limiting factors such as input voltage range and output swing can be easily measured, however, there are also internal nodes that can limit. These internal nodes cannot be measured externally and can lead to erroneous output readings.

To ensure a valid output for a given input common mode voltage and input differential voltage, the following four limiting factors must be taken into consideration (refer to the block diagram):

- 1) The input voltage ranges of the input amplifiers A1 and A2.
- 2) The output swings of the input amplifiers A1 and A2 (internal nodes).
- 3) The input voltage range of the output amplifier A3 (internal node).
- 4) The output swing of the output amplifier A3.

These limits can be determined using the relationships below.

- 1) The input voltage range limits can be found in the electrical tables.
- 2) The output voltages of the input amplifiers A1 and A2 can be found by the following formulas:

$$V_{OUT\ A1} = (V_D/2)(G)(R1/R2) + V_{CM} + 0.6V$$

$$V_{OUT\ A2} = (-V_D/2)(G)(R1/R2) + V_{CM} + 0.6V$$

Where V_D is the input differential voltage and V_{CM} is the input common mode voltage.

The typical output swing limits for A1 and A2 can be found in the Output Swing vs Load Current typical performance curve, using $R1 + R2$ as the load resistance.

This limitation usually becomes dominant when gain is taken in the input stage and the common mode input voltage is close to either supply rail.

The LT1789-10 is less susceptible to this limiting factor because the gain is taken in the output stage.

- 3) The voltage on the inputs to the output amplifier A3 can be determined by the following formula:

$$V_{IN\ A3} = (V_{OUT\ A1} - V_{REF})(R2/(R1 + R2))$$

The input voltage range of A3 has the same input limits as the LT1789-1. This limiting factor is more prevalent with single supplies, where both the reference voltage and input common mode voltage are near V^+ . This is also more of a concern with the LT1789-10 because the ratio of $R1:R2$ is 1:10 instead of 1:1.

- 4) The output voltage swing limits are also found in the electrical tables.

The Output Voltage vs Input Common Mode Voltage typical performance curves show the regions of operation for the three supply voltages specified.

Single Supply Operation


There are usually two types of input signals that need to be processed; differential signals, like the output of a bridge or single ended signals, such as the output from a thermistor. Both signals require special consideration when operating with a single supply.

When processing differential signals, REF (Pin 5) must be brought above the negative supply (Pin 4) to allow the output to process both the positive and negative going input signal. The maximum output operating range is obtained by setting the voltage on the REF pin to half supply. This must be done with a low impedance source to minimize CMRR and gain errors.



For single ended input signals, the REF pin can be at the same potential as the negative supply provided the output of the instrumentation amplifier remains inside the specified operating range. This maximizes the output range, however the smallest input signal that can be processed is limited by the output swing to the negative supply.

PACKAGE DESCRIPTION


S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)



RECOMMENDED SOLDER PAD LAYOUT



- NOTE:
1. DIMENSIONS IN INCHES
(MILLIMETERS)
2. DRAWING NOT TO SCALE
3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)




S08 0303

REVISION HISTORY (Revision history begins at Rev C)


REV	DATE	DESCRIPTION	PAGE NUMBER
C	5/10	Updated Input Noise Current Density Spec	6

TYPICAL APPLICATION

Voltage Controlled Current Source



10°C to 40°C Thermometer



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1100	Precision Chopper-Stabilized Instrumentation Amplifier	Best DC Accuracy
LT1101	Precision, Micropower, Single Supply Instrumentation Amplifier	Fixed Gain of 10 or 100, $I_S < 105\mu A$
LT1102	High Speed, JFET Instrumentation Amplifier	Fixed Gain of 10 or 100, 30V/ μs Slew Rate
LT1167	Single Resistor Gain Programmable, Precision Instrumentation Amplifier	Gain Error: 0.08% Max, Gain Nonlinearity: 10ppm Max, 60 μV Max Input Offset Voltage, 90dB Min CMRR
LT1168	Low Power, Single Resistor Programmable Instrumentation Amplifier	$I_{SUPPLY} = 530\mu A$ Max
LTC®1418	14-Bit, Low Power, 200ksps ADC with Serial and Parallel I/O	Single Supply 5V or $\pm 5V$ Operation, ± 1.5 LSB INL and ± 1 LSB DNL Max
LT1460	Precision Series Reference	Micropower; 2.5V, 5V, 10V Versions; High Precision
LT1468	16-Bit Accurate Op Amp, Low Noise Fast Settling	16-Bit Accuracy at Low and High Frequencies, 90MHz GBW, 22V/ μs , 900ns Settling
LTC1562	Active RC Filter	Lowpass, Bandpass, Highpass Responses; Low Noise, Low Distortion, Four 2nd Order Filter Sections
LTC1605	16-Bit, 100ksps, Sampling ADC	Single 5V Supply, Bipolar Input Range: $\pm 10V$, Power Dissipation: 55mW Typ