

# LP62S16128B-I Series

### 128K X 16 BIT LOW VOLTAGE CMOS SRAM

#### **Features**

Operating voltage: 2.7V to 3.6VAccess times: 55/70 ns (max.)

Current:

Very low power version: Operating:

55ns 40mA (max.) 70ns 35mA (max.) Standby: 10μA (max.)

- Full static operation, no clock or refreshing required
- All inputs and outputs are directly TTL-compatible
- Common I/O using three-state output
- Data retention voltage: 2V (min.)
- Available in 44-pin TSOP and 48-ball CSP (6 x 8 mm) packages

### **General Description**

The LP62S16128B-I is a low operating current 2,097,152-bit static random access memory organized as 131,072 words by 16 bits and operates on low power voltage from 2.7V to 3.6V. It is built using AMIC's high performance CMOS process.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

The chip enable input is provided for POWER-DOWN, device enable. Two byte enable inputs and an output enable input are included for easy interfacing.

Data retention is guaranteed at a power supply voltage as low as 2V.


### **Product Family**

	Operating	vcc		Powe	Package		
Product Family	Temperature	Range	Speed	Data Retention (Iccdr, Typ.)	Standby (Is <sub>B1</sub> , Typ.)	Operating (Icc2, Typ.)	Type
LP62S16128B	-40°C ~ +85°C	2.7V~3.6V	55ns / 70ns	0.2μΑ	0.5μΑ	5mA	44L TSOP 48B MBGA

- 1. Typical values are measured at VCC = 3.0V, Ta = 25°C and not 100% tested.
- 2. Data retention current VCC = 2.0V.

### **Pin Configurations**

### **■ TSOP**




### ■ CSP (Chip Size Package) 48-pin Top View

	1	2	3	4	5	6
Α	LB	ŌĒ	A0	A1	A2	NC
В	I/O <sub>9</sub>	НВ	А3	A4	CE	I/O <sub>1</sub>
С	I/O <sub>10</sub>	I/O <sub>11</sub>	A5	A6	I/O <sub>2</sub>	I/O <sub>3</sub>
D	GND	I/O <sub>12</sub>	NC	A7	I/O <sub>4</sub>	vcc
Ε	VCC	I/O <sub>13</sub>	NC	A16	I/O₅	GND
F	I/O <sub>15</sub>	I/O <sub>14</sub>	A14	A15	I/O <sub>6</sub>	I/O <sub>7</sub>
G	I/O <sub>16</sub>	NC	A12	A13	WE	I/O <sub>8</sub>
Н	NC	A8	A9	A10	A11	NC



# **Block Diagram**



# Pin Descriptions -- TSOP

Pin No.	Symbol	Description
1 – 5, 18 – 22, 24 – 27, 42 – 44	A0 – A16	Address Inputs
6	CE	Chip Enable Input
7 – 10, 13 – 16, 29 – 32, 35 – 38	I/O1 — I/O16	Data Inputs/Outputs
17	WE	Write Enable Input
39	LB	Lower Byte Enable Input (I/O <sub>1</sub> to I/O <sub>8</sub> )
40	HB	Higher Byte Enable Input (I/O <sub>9</sub> to I/O <sub>16</sub> )
41	ŌĒ	Output Enable Input
11, 33	VCC	Power
12, 34	GND	Ground
23, 28	NC	No Connection



# Pin Description - CSP

Symbol	Description	Symbol	Description
A0 – A16	Address Inputs	HB	Higher Byte Enable Input (I/O <sub>9</sub> – I/O <sub>16</sub> )
CE	Chip Enable	ŌĒ	Output Enable
I/O1 — I/O16	Data Input/Output	VCC	Power Supply
WE	Write Enable Input	GND	Ground
LB	Byte Enable Input (I/O1 – I/O8)	NC	No Connection

# **Recommended DC Operating Conditions**

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	2.7	3	3.6	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2	-	VCC + 0.3	V
VIL	Input Low Voltage	-0.3	-	+0.6	V
CL	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-



## **Absolute Maximum Ratings\***

VCC to GND	0.5V to +4.6V
IN, IN/OUT Volt to GND	0.5V to VCC + 0.5V
Operating Temperature, Topr	40°C to +85°C
Storage Temperature, Tstg	55°C to +125°C
Power Dissipation, Pt	

#### \*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

## **DC Electrical Characteristics** (TA = -40°C to + 85°C, VCC = 2.7V to 3.6V, GND = 0V)

Symbol	Parameter	LP62S161	28B-55LLI	LP62S161	LP62S16128B-70LLI		Conditions
		Min.	Max.	Min.	Max.		
lu	Input Leakage Current	-	1	-	1	μА	Vin = GND to VCC
lLo	Output Leakage Current	-	1	-	1	μА	$\overline{CE} = V_{IH}$ or $\overline{LB} = \overline{HB} = V_{IH}$ $V_{I/O} = GND$ to VCC
lcc	Active Power Supply Current	-	5	-	5	mA	$\frac{\overline{CE}}{\overline{LB}} = V_{IL},$ $\overline{LB} = V_{IL} \text{ or } \overline{HB} = V_{IL}, \text{ Ivo} = 0 \text{ mA}$
lcc1	Dynamic Operating	-	40	-	35	mA	Min. Cycle, Duty = 100% $ \overline{CE} = V_{IL}, $ $ \overline{LB} = V_{IL} \text{ or } \overline{HB} = V_{IL}, \text{ I/o} = 0 \text{ mA} $
lcc2	Current	-	8	-	8	mA	$\label{eq:center} \begin{split} \overline{CE} &\leq 0.2 V \;, \\ \overline{LB} &\leq 0.2 V \; \text{or} \; \; \overline{HB} \; \leq \; 0.2 V, \\ f &= 1 MHz \;\;, \; \text{Iwo} = 0 \; \text{mA} \end{split}$
lsв		-	0.5	-	0.5	mA	$\overline{CE}$ = Vih or $\overline{LB}$ = $\overline{HB}$ = Vih
İşB1	Standby Power Supply Current	-	10	-	10	μА	$\overline{\overline{CE}} \ge VCC - 0.2V \text{ or}$ $\overline{LB} = \overline{HB} \ge VCC - 0.2V,$ $V_{IN} \ge VCC - 0.2V \text{ or } V_{IN} \le 0.2V$
Vol	Output Low Voltage	-	0.4	-	0.4	V	lo <sub>L</sub> = 2.1 mA
Vон	Output High Voltage	2.2	-	2.2	-	V	Іон = -1.0 mA



### **Truth Table**

CE	ŌĒ	WE	LB	НВ	I/O1 to I/O8 Mode	I/O <sub>9</sub> to I/O <sub>16</sub> Mode	VCC Current
Н	Х	Х	Х	Х	Not selected	Not selected	Isb1, Isb
Х	Х	Х	Н	Н	High-Z	High-Z	Isb1, Isb
			L	L	Read	Read	lcc1, lcc2, lcc
L	L	Н	L	Н	Read	High – Z	lcc1, lcc2, lcc
			Н	L	High – Z	Read	Icc1, Icc2, Icc
			L	L	Write	Write	lcc1, lcc2, lcc
L	Х	L	L	Н	Write	High – Z	lcc1, lcc2, lcc
			Н	L	High – Z	Write	lcc1, lcc2, lcc
L	Н	Н	L	Х	High – Z	High – Z	Icc1, Icc2, Icc
L	Н	Н	Х	L	High – Z	High – Z	lcc1, lcc2, lcc

Note: X = H or L

Capacitance (T<sub>A</sub> = 25°C, f = 1.0MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Cin*	Input Capacitance		6	pF	Vin = 0V
Civo*	Input/Output Capacitance		8	pF	Vvo = 0V

<sup>\*</sup> These parameters are sampled and not 100% tested.



**AC Characteristics** (Ta =  $-40^{\circ}$ C to  $+85^{\circ}$ C, VCC = 2.7V to 3.6V)


Symbol	Parameter	LP62S1612	28B-55LLI	LP62S1612	Unit				
		Min.	Max.	Min.	Max.				
Read Cycle	Read Cycle								
trc	Read Cycle Time	55	-	70	-	ns			
taa	Address Access Time	-	55	-	70	ns			
tace	Chip Enable Access Time	-	55	-	70	ns			
tве	Byte Enable Access Time	-	55	-	70	ns			
toE	Output Enable to Output Valid	-	25	-	35	ns			
tcLz	Chip Enable to Output in Low Z	10	-	10	-	ns			
tвız	Byte Enable to Output in Low Z	10	-	10	-	ns			
toLz	Output Enable to Output in Low Z	5	-	5	-	ns			
tснz	Chip Disable to Output in High Z	-	20	-	25	ns			
tвнz	Byte Disable to Output in High Z	-	20	-	25	ns			
tонz	Output Disable to Output in High Z	-	20	-	25	ns			
tон	Output Hold from Address Change	5	-	5	-	ns			
Write Cycle									
twc	Write Cycle Time	55	-	70	-	ns			
tcw	Chip Enable to End of Write	50	-	60	-	ns			
tвw	Byte Enable to End of Write	50	-	60	-	ns			
tas	Address Setup Time	0	-	0	-	ns			
taw	Address Valid to End of Write	50	-	60	-	ns			
twp	Write Pulse Width	40	-	55	-	ns			
twr	Write Recovery Time	0	-	0	-	ns			
twnz	Write to Output in High Z	-	25	-	25	ns			
tow	Data to Write Time Overlap	25	-	30	-	ns			
tон	Data Hold from Write Time	0	-	0	-	ns			
tow	Output Active from End of Write	5	-	5	-	ns			

Note: tblz tolz tchz tbhz and tohz and twhz are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.




## **Timing Waveforms**

# Read Cycle 1<sup>(1, 2, 4)</sup>



# Read Cycle 2<sup>(1, 2, 3)</sup>




- Notes: 1. WE is high for Read Cycle.
  - 2. Device is continuously enabled  $\overline{CE} = V_{IL}$ ,  $\overline{HB} = V_{IL}$  and, or  $\overline{LB} = V_{IL}$ .
  - 3. Address valid prior to or coincident with  $\overline{\text{CE}}$  and  $(\overline{\text{HB}})$  and, or  $\overline{\text{LB}}$  transition low.
  - 4.  $\overline{OE} = V_{IL}$ .
  - 5. Transition is measured  $\pm 500 \text{Mv}$  from steady state. This parameter is sampled and not 100% tested.




# **Timing Waveforms (continued)**

# Write Cycle 1 (Write Enable Controlled)




# Write Cycle 2 (Chip Enable Controlled)





## **Timing Waveforms (continued)**

# Write Cycle 3 (Byte Enable Controlled)



Notes: 1. tas is measured from the address valid to the beginning of Write.

- 2. A Write occurs during the overlap (twp, tbw) of a low  $\overline{CE}$ ,  $\overline{WE}$  and ( $\overline{HB}$  and, or  $\overline{LB}$ ).
- 3. two is measured from the earliest of  $\overline{CE}$  or  $\overline{WE}$  or  $(\overline{HB})$  and , or  $\overline{LB}$  going high to the end of the Write cycle.
- 4. OE level is high or low.
- 5. Transition is measured  $\pm 500 \text{My}$  from steady state. This parameter is sampled and not 100% tested.



### **AC Test Conditions**

Input Pulse Levels	0.4V to 2.4V		
Input Rise And Fall Time	5 ns		
Input and Output Timing Reference Levels	1.5V		
Output Load	See Figures 1 and 2		




Figure 1. Output Load




Figure 2. Output Load for tclz, tolz, tBHz, tBLz,tCHz, toHz, twHz, and tow

# **Data Retention Characteristics** (TA = -40°C to 85°C)


Symbol	Parameter	Min.	Max.	Unit	Conditions
Vdr	VCC for Data Retention	2.0	3.6	V	$\overline{CE} \ge VCC - 0.2V$ or $\overline{CE} \ \overline{LB} = \overline{HB} \ge VCC-0.2V$
					CE LB = HB ≥ VCC-0.2V
ICCDR	Data Retention Current	-	3*	μА	$\begin{array}{l} VCC = 2V,\\ \overline{CE} \geq VCC - 0.2V \text{ or }\\ \overline{LB} = \overline{HB} \geq VCC - 0.2V\\ \overline{LB} \text{ Vin } \geq VCC - 0.2V \text{ or Vin } \leq \\ 0.2V \end{array}$
tcdr	Chip Disable to Data Retention Time	0	-	ns	
tr	Operation Recovery Time	trc	-	ns	See Retention Waveform
tvr	VCC Rising Time from Data Retention Voltage to Operating Voltage	5	-	ms	

<sup>\*</sup> LP62S16128B-70LLI

ICCDR: max.  $1\mu A$  at  $T_A = 0^{\circ}C$  to  $+ 40^{\circ}C$ 



### **Low VCC Data Retention Waveform**



# **Ordering Information**


Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (μΑ)	Package	
LP62S16128BV-55LLI		40	10	44L TSOP	
LP62S16128BV-55LLIF	- 55	40	10	44L Pb-Free TSOP	
LP62S16128BU-55LLI		40	10	48L CSP	
LP62S16128BU-55LLIF		40	10	48L Pb-Free CSP	
LP62S16128BV-70LLI	70	35	10	44L TSOP	
LP62S16128BV-70LLIF		35	10	44L Pb-Free TSOP	
LP62S16128BU-70LLI		35	10	48L CSP	
LP62S16128BU-70LLIF		35	10	48L Pb-Free CSP	



## **Package Information**

## **TSOP 44L TYPE II Outline Dimensions**

unit: inches/mm



Symbol	Dimension in inch			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
Α	ı	1	0.047	ı	ı	1.20
A1	0.002	ı	ı	0.05	ı	-
A <sub>2</sub>	0.037	0.039	0.041	0.95	1.00	1.05
В	0.010	0.014	0.018	0.25	0.35	0.45
С	-	0.006	-	-	0.15	-
D	0.721	0.725	0.729	18.31	18.41	18.51
Е	0.396	0.400	0.404	10.06	10.16	10.26
е	ı	0.031	ı	ı	0.80	-
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.020	0.024	0.40	0.50	0.60
L1	ı	0.031	ı	ı	0.80	-
Ø	-	-	0.036	-	-	0.93
у	-	-	0.004	-	-	0.10
θ	0°	-	5°	0°	-	5°

### Notes:


- 1. Dimension D&E do not include interlead flash.
- 2. Dimension B does not include dambar protrusion/intrusion.
- 3. Dimension S includes end flash.



### **Package Information**

# 48LD CSP (6 x 8 mm) Outline Dimensions (48TFBGA)

unit: mm



Cumbal	Dimensions in mm				
Symbol	MIN.	NOM.	MAX.		
Α	1.00	1.10	1.20		
A1	0.20	0.25	0.30		
A2	0.48	0.53	0.58		
D	5.90	6.00	6.10		
Е	7.90	8.00	8.10		
D1		3.75			
E <sub>1</sub>		5.25			
е		0.75			
b	0.30	0.35	0.40		

#### Note:

- THE BALL DIAMETER, BALL PITCH, STAND-OFF & PACKAGE THICKNESS ARE DIFFERENT FROM JEDEC SPEC MO192 (LOW PROFILE BGA FAMILY).
- 2. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- DIMENSION b IS MEASURED AT THE MAXIMUM.
   THERE SHALL BE A MINIMUM CLEARANCE OF 0.25mm BETWEEN THE EDGE OF THE SOLDER BALL AND THE BODY EDGE.
- 4. BALL PAD OPENING OF SUBSTRATE IS  $\Phi$  0.3mm (SMD) SUGGEST TO DESIGN THE PCB LAND SIZE AS  $\Phi$  0.3mm (NSMD)