# **IS61WV10248ALL IS61WV10248BLL IS64WV10248BLL**



## **PIN CONFIGURATION**

## 48-pin Mini BGA (M) (9mm x 11mm)

-	1	2	3	4	5	6
A B C D F G H	<u></u>	$\mathbf{a}$ $\mathbf{a}$ $\mathbf{a}$ $\mathbf{a}$ $\mathbf{a}$ $\mathbf{a}$ $\mathbf{a}$	۲) ۲) ۲) ۲) ۲) ۲) ۲) ۲) ۲) ۲) ۲) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1)		E 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	<u>ت</u>

## 44-pin TSOP (Type II)

	44 🗖 NC
	F
	F
A0 🔲 3	42 NC
A1 4	
A2 🛄 5	40 A17
A3 🛄 6	39 🔲 A16
<u>A4</u> 7	38 🗖 <u>A15</u>
	37 🗖 OE
I/O0 🔲 9	36 🔲 1/07
I/O1 🔲 10	35 🔲 1/06
VDD 🗖 11	34 🗖 GND
GND 🗖 12	33 🗖 VDD
I/O2 🗖 13	32 🗖 1/05
I/O3 🗖 14	31 🗖 1/04
WE 🗖 15	30 🗖 A14
A5 🗖 16	29 🗖 A13
A6 🗖 17	28 🗖 A12
A7 🗖 18	27 🗖 A11
A8 19	26 A10
A9 7 20	25 A19
	24 🗖 NC
	23 🗖 NC

## **PIN DESCRIPTIONS**

A0-A19	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O	7Data Input / Output
Vdd	Power
GND	Ground
NC	No Connection



#### **TRUTH TABLE**

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	lcc
Read	Н	L	L	Dout	lcc
Write	L	L	Х	Din	lcc

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD + 0.5	V
Vdd	VDD Relates to GND	-0.3 to 4.0	V
Tstg	Storage Temperature	–65 to +150	°C
Рт	Power Dissipation	1.0	W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	$V_{IN} = 0V$	6	pF	
C <sub>I/O</sub>	Input/Output Capacitance	Vout <b>= 0</b> V	8	pF	

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 3.3V$ .



#### **OPERATING RANGE (VDD) (IS61WV10248ALL)**

Range	Ambient Temperature	Vdd (20 ns)	
Commercial	0°C to +70°C	1.65V-2.2V	
Industrial	–40°C to +85°C	1.65V-2.2V	
Automotive	–40°C to +125°C	1.65V-2.2V	

## OPERATING RANGE (VDD) (IS61WV10248BLL)<sup>(1)</sup>

Range	Ambient Temperature	Vdd (8 ns)	Vdd (10 ns)	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V	
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V	

Note:

1. When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of  $3.3V \pm 5\%$ , the device meets 8ns.

#### OPERATING RANGE (VDD) (IS64WV10248BLL)

Range	Ambient Temperature	Vdd (10 ns)	
Automotive	–40°C to +125°C	2.4V-3.6V	



#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### $V_{DD} = 3.3V \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vdd = Min., Iон = -4.0 mA	2.4	_	V
Vol	Output LOW Voltage	V <sub>DD</sub> = Min., I <sub>OL</sub> = 8.0 mA	—	0.4	V
Vih	Input HIGH Voltage		2	VDD + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
LI	Input Leakage	$GND \leq Vin \leq Vdd$	–1	1	μA
Ilo	Output Leakage	$GND \le V_{OUT} \le V_{DD}$ , Outputs Disabled	–1	1	μA

#### Note:

1. VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width  $\leq 2$  ns). Not 100% tested.

VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width  $\leq$  2 ns). Not 100% tested.

#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### $V_{DD} = 2.4V - 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vdd = Min., Iон = –1.0 mA	1.8	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 1.0 mA	_	0.4	V
Vih	Input HIGH Voltage		2.0	Vdd + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
Li	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	–1	1	μA
Ilo	Output Leakage	$GND \leq VOUT \leq VDD$ , Outputs Disabled	-1	1	μA

#### Note:

1. VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width  $\leq 2$  ns). Not 100% tested.

VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width  $\leq$  2 ns). Not 100% tested.

#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### $V_{DD} = 1.65V-2.2V$

Symbol	Parameter	Test Conditions	Vdd	Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон <b>= -0.1 mA</b>	1.65-2.2V	1.4	—	V
Vol	Output LOW Voltage	lo∟ = 0.1 mA	1.65-2.2V		0.2	V
Vih	Input HIGH Voltage		1.65-2.2V	1.4	VDD + 0.2	V
VIL <sup>(1)</sup>	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
<u>l</u> LI	Input Leakage	$GND \leq VIN \leq VDD$		-1	1	μA
Ilo	Output Leakage	$GND \leq VOUT \leq VDD$ , Out	puts Disabled	–1	1	μA

#### Note:

1. VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width  $\leq 2$  ns). Not 100% tested.


VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width  $\leq$  2 ns). Not 100% tested.



#### AC TEST CONDITIONS (HIGH SPEED)

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 5%)	Unit (1.65V-2.2V)
Input Pulse Level	0.4V to VDD-0.3V	0.4V to VDD-0.3V	0.4V to VDD-0.2V
Input Rise and Fall Times	1.5ns	1.5ns	1.5ns
Input and Output Timing and Reference Level (V <sub>Ref</sub> )	VDD/2	V <sub>DD</sub> /2 + 0.05	Vdd/2
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2

## AC TEST LOADS





## **POWER SUPPLY CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

				-	8	-1	0	-2	0	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
lcc	VDD Dynamic Operating	Vdd = Max.,	Com.	_	110	_	95	_	90	mA
	Supply Current	lout = 0 mA, f = fмах	Ind.	_	120	_	100	_	100	
			Auto.	_	_	_	140	_	140	
			typ. <sup>(2)</sup>			60	)			
cc1	Operating	Vdd = Max.,	Com.	_	30	_	30	_	30	mA
	Supply Current	louτ = 0 mA, f = 0	Ind.	_	35	_	35	_	35	
			Auto.	—	_	—	60	—	70	
ISB1	TTL Standby Current	Vdd = Max.,	Com.	_	30	_	30	_	30	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	35	_	35	_	35	
		$\overline{CE} \ge V_{IH}, f = 0$	Auto.	—	—		70	_	70	
ISB2	CMOS Standby	Vdd = Max.,	Com.	_	20	_	20	_	15	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	25	_	25	_	20	
		$V_{IN} \ge V_{DD} - 0.2V$ , or	Auto.	_	_	_	70	_	70	
		$V_{IN} \leq 0.2V, f = 0$	typ. <sup>(2)</sup>			4				

#### Note:

1. At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.



#### **READ CYCLE SWITCHING CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

		-	8	-	10	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
<b>t</b> RC	Read Cycle Time	8	_	10	_	ns
taa	Address Access Time	_	8	_	10	ns
tона	Output Hold Time	2	_	2	—	ns
<b>t</b> ACE	CE Access Time	_	8	_	10	ns
<b>t</b> doe	OE Access Time	_	5.5	_	6.5	ns
thzoe <sup>(2)</sup>	OE to High-Z Output	_	3	_	4	ns
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	ns
tHZCE <sup>(2</sup>	CE to High-Z Output	0	3	0	4	ns
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	3	—	ns
<b>t</b> PU	Power Up Time	0	_	0	_	ns
<b>t</b> PD	Power Down Time	_	8	_	10	ns

#### Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.

#### **READ CYCLE SWITCHING CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

	-20 ns				
Symbol	Parameter	Min.	Max.	Unit	
<b>t</b> RC	Read Cycle Time	20	—	ns	
taa	Address Access Time		20	ns	
tона	Output Hold Time	2.5	_	ns	
<b>t</b> ace	CE Access Time		20	ns	
<b>t</b> doe	OE Access Time		8	ns	
thzoe <sup>(2)</sup>	OE to High-Z Output	0	8	ns	
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	_	ns	
tHZCE <sup>(2</sup>	CE to High-Z Output	0	8	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	ns	
<b>t</b> PU	Power Up Time	0	_	ns	
<b>t</b> PD	Power Down Time	_	20	ns	

Notes:


1. Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3. Not 100% tested.



**READ CYCLE NO.**  $1^{(1,2)}$  (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ )



## **READ CYCLE NO.** $2^{(1,3)}(\overline{CE} \text{ and } \overline{OE} \text{ Controlled})$



#### Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$  = V<sub>IL</sub>.
- 3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transitions.



#### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)

		-	В	-10	
Symbol	Parameter	Min.	Max.	Min. Max.	Unit
<b>t</b> wc	Write Cycle Time	8	_	10 —	ns
<b>t</b> sce	CE to Write End	6.5	_	8 —	ns
taw	Address Setup Time to Write End	6.5	_	8 —	ns
tна	Address Hold from Write End	0	_	0 —	ns
<b>t</b> sa	Address Setup Time	0	_	0 —	ns
<b>t</b> PWE1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	6.5	_	8 —	ns
tpwe2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = LOW)	8.0	_	10 —	ns
tsd	Data Setup to Write End	5	_	6 —	ns
tнd	Data Hold from Write End	0	_	0 —	ns
tHZWE <sup>(2)</sup>	WE LOW to High-Z Output		3.5	— 5	ns
$t_{\text{LZWE}^{(2)}}$	WE HIGH to Low-Z Output	2	_	2 —	ns

#### Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



#### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range)

		-20	0 ns	
Symbol	Parameter	Min.	Max.	Unit
<b>t</b> wc	Write Cycle Time	20	_	ns
<b>t</b> sce	CE to Write End	12		ns
taw	Address Setup Time to Write End	12	—	ns
tна	Address Hold from Write End	0		ns
<b>t</b> sa	Address Setup Time	0		ns
tpwe1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	12		ns
tpwe2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = LOW)	17		ns
<b>t</b> sd	Data Setup to Write End	9		ns
<b>t</b> hd	Data Hold from Write End	0		ns
tHZWE <sup>(3)</sup>	WE LOW to High-Z Output	_	9	ns
tLZWE <sup>(3)</sup>	WE HIGH to Low-Z Output	3		ns

#### Notes:


1. Test conditions assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to Vpp-0.3V and output loading specified in Figure 1.

 Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




WRITE CYCLE NO. 1<sup>(1,2)</sup> (CE Controlled, OE = HIGH or LOW)





WRITE CYCLE NO. 2<sup>(1,2)</sup> (WE Controlled: OE is HIGH During Write Cycle)




#### Notes:

- 1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if  $\overline{OE}$  > VIH.



WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)






## DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		1.2	3.6	V
Idr	Data Retention Current	$V_{DD}$ = 1.2V, $\overline{CE} \ge V_{DD} - 0.2V$	Ind. Auto. typ. <sup>(1)</sup>		25 70 4	mA
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	ns
<b>t</b> rdr	Recovery Time	See Data Retention Waveform		trc		ns

#### Note:

1. Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.

## DATA RETENTION WAVEFORM (CE Controlled)





## **ORDERING INFORMATION**

## Industrial Range: -40°C to +85°C

#### Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8 <sup>1</sup> )	IS61WV10248BLL-10MI	48 mini BGA (9mm x 11mm)
	IS61WV10248BLL-10MLI	48 mini BGA (9mm x 11mm), Lead-free
	IS61WV10248BLL-10TI	TSOP (Type II)
	IS61WV10248BLL-10TLI	TSOP (Type II), Lead-free

Note:

1. Speed = 8ns for  $V_{DD}$  = 3.3V  $\pm$  5%. Speed = 10ns for  $V_{DD}$  = 2.4V to 3.3V.

## Industrial Range: -40°C to +85°C

#### Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV10248ALL-20MI	48 mini BGA (9mm x 11mm)
	IS61WV10248ALL-20MLI	48 mini BGA (9mm x 11mm), Lead-free
	IS61WV10248ALL-20TI	TSOP (Type II)


## Automotive Range: -40°C to +125°C

#### Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV10248BLL-10MA3	48 mini BGA (9mm x 11mm)
	IS64WV10248BLL-10TA3	TSOP (Type II)
	IS64WV10248BLL-10CTLA3	TSOP (Type II), Lead-free,
		Copper Leadframe


# IS61WV10248ALL IS61WV10248BLL IS64WV10248BLL





Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. B3 01/30/2019

# IS61WV10248ALL IS61WV10248BLL IS64WV10248BLL



Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. B3 01/30/2019

