Ordering Information

	Package	Options
Device	8-Lead MSOP 3.00x3.00mm body 1.10mm height (max) 0.65mm pitch	10-Lead DFN 3.00x3.00mm body 0.80mm height (max) 0.50mm pitch
HV852	HV852MG-G	HV852K7-G

-G indicates package is RoHS compliant ('Green')






Absolute Maximum Ratings

Parameter	Value			
V _{DD} , supply voltage	-0.5V to 6.5V			
Operating temperature	-25°C to +85°C			
Storage temperature	-65°C to +150°C			
Power dissipation: 8-Lead MSOP	300mW			
Power dissipation: 10-Lead DFN	1.6W			

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


Pin Configurations



Note:

Pads are at the bottom of the package. Center heat slug is at ground potential.

Product Marking



Package may or may not include the following marks: Si or 🚯 8-Lead MSOP (MG)



Y = Last Digit of Year Sealed W = Code for Week Sealed L = Lot Number ___ = "Green" Packaging

Package may or may not include the following marks: Si or

10-Lead DFN (K7)

Recommended Operating Conditions

Sym	Parameter	Min	Тур	Max	Units	Conditions
V _{DD}	Input voltage	2.4	-	5.0	V	
$f_{\scriptscriptstyle{EL}}$	EL lamp frequency	50	-	500	Hz	
C _{load}	EL lamp capacitance	0	-	5.3	nF	
T _A	Operating temperature		-	+85	°C	


Electrical Characteristics (Over recommended operating conditions unless otherwise specified: $T_A = 25$ °C, $V_{DD} = 3.5$ V)

Sym	Parameter	Min	Тур	Max	Units	Conditions
I _{DDQ}	Quiescent current	-	-	200	nA	EN = 0V
V _A or V _B	Peak output voltage	72	82	92	V	No lood
V _A -V _B	Peak to peak output voltage	144	164	184	V	No load
I _{DD}	Operating current	-	15.2	30	mA	
V _A or V _B	Peak output voltage	72	82	92	V	See Figure 1, V _{DD} = 3.5V,
V _A -V _B	Peak to peak output voltage	144	164	184	V	R_{EL} = 1.5MΩ, Load = 3.3nF+1kΩ
f _{EL}	EL lamp frequency	210	250	300	Hz	
t _{rout}	Output voltage rise time	-	640	-	μs	1.0in² lamp, 10 to 90% of final value


Logic Inputs

Sym	Parameter	Min	Тур	Max	Units	Conditions
V _{IL}	Input logic low voltage	0	-	0.5	V	
V	Input logic high voltage		-	V _{DD}	V	$V_{DD} = 2.4 \text{ to } 4.3 \text{V. } T_{A} = -25 \text{ to } 85^{\circ}\text{C}$
V _{IH}			-	V _{DD}	V	$4.3 < V_{DD} \le 5.0 \text{V}. T_A = -25 \text{ to } 85^{\circ}\text{C}$
I _{IL}	Input logic low current	-	-	1.0	μA	V _{IL} = 0V, V _{DD} = 2.4 - 5.0V
I _{IH}	Input logic high current	-	-	1.0	μA	V _{IH} = V _{DD} = 2.4 - 5.0V
t _{ren}	Enable input rise time (for delay turn on)	0.01	-	10	ms	Using external R-C circuit,
t _{fEN}	Enable input fall time (for delay turn off)	10µ	-	5.0	S	see Figure 2
C _{in}	Logic input capacitance	-	-	10	pF	

Typical Output Waveform (refer to Figure 1)



Functional Block Diagram




Typical Performance

(The following was the observed performance when driving a 1.0in² green lamp)

Load	R_{EL} (M Ω)	V _{DD} (V)	l _{DD} (mA)	V_A-V _B (V)	f _{EL} (Hz)
		2.4	17.56	154	
	1.5	3.0	17.53	158	
3.3nF+1kΩ		3.6	17.44	158	245
		4.2	17.65	158	
		5.0	18.35	158	


Figure 1: Typical Application



Note:


 C_{DD} = 2.2 μ F, 6.3V ceramic capacitor

Figure 2: Push Button Turn on with Delay Turn off



Supertex inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: 408-222-8888 • www.supertex.com

Figure 3: Independent Programmable Output Frequency (f_{FI})




Note: $f_{_{EL}}=f_{_{CLK}}/128$ EL Lamp frequency set by an external clock

EL Lamp Dimming Using PWM

EL lamp dimming can be achieved by applying a PWM signal to the ENABLE pin. EL Lamp brightness is proportional to the PWM signal duty cycle. This is done by pulse skipping the output pulses. The PWM frequency should be kept below the EL frequency but above 50Hz to avoid flickering.

Figure 4: PWM Dimming Circuit




Pin Description

i iii Beecinpuon											
Name	8-Lead MSOP	10-Lead DFN	Description								
VDD	1	1, 5	Input supply voltage pin.								
REL	proportional to the R _{EL} resistor v		An external resistor to VDD will set the EL lamp frequency. The EL frequency is inversely proportional to the R_{EL} resistor value. A 1.5M Ω resistor would provide a nominal lamp frequency of 250Hz. $f_{EL} = \frac{(1.5M\Omega)~(250Hz)}{R_{EL}}$								
			When using an external clock to set the EL lamp frequency, the REL pin should be connected to ground.								
EN	3	3	Enable input pin. Logic high will turn the device on. An external R-C circuit can be added for a delayed turn off.								
CLKIN	4	4	Logic input pin. An external logic clock applied to this pin can be used to set the EL lamp frequency (see Figure 3). The EL lamp frequency is the external clock frequency divided by 128. This is useful for applications requiring the EL lamp to be synchronized to a system clock. Connect to ground when not in use.								
CLKEN	5	6	Logic input pin. Logic high will cause the EL lamp frequency to be set by the CLKIN input. Logic low will cause the EL lamp frequency to be set by the external $R_{\rm EL}$ resistor.								
GND	6	7, 8	IC ground pin.								
VB	7	9	EL lamp driver output pin. The EL lamp is connected across VA and VB terminals.								
VA	8	10	EL lamp driver output pin. The EL lamp is connected across VA and VB terminals.								

10-Lead DFN Package Outline (K7)

3.00x3.00mm body, 0.80mm height (max), 0.50mm pitch



Notes:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

Symbo	ol	Α	A1	А3	b	D	D2	E	E2	е	L	L1	θ
	MIN	0.70	0.00	0.20 REF	0.18	2.85*	2.20	2.85*	1.40	0.50 BSC	0.30	0.00*	0 º
Dimension (mm)	NOM	0.75	0.02		0.25	3.00	-	3.00	-		0.40	-	-
()	MAX	0.80	0.05		0.30	3.15*	2.70	3.15*	1.75		0.50	0.15	14º

JEDEC Registration MO-229, Variation WEED-5, Issue C, Aug. 2003.


Drawings not to scale.

Supertex Doc.#: DSPD-10DFNK73X3P050, Version D041309.

^{*} This dimension is not specified in the JEDEC drawing.

8-Lead MSOP Package Outline (MG)

3.00x3.00mm body, 1.10mm height (max), 0.65mm pitch



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symb	ol	Α	A1	A2	b	D	Е	E1	е	L	L1	L2	θ	θ1
	MIN	0.75*	0.00	0.75	0.22	2.80*	4.65*	2.80*		0.40			0 °	5 °
Dimension (mm)	NOM	-	-	0.85	-	3.00	4.90	3.00	0.65 BSC	1 0 60 1	0.60 0.95 REF	0.25 BSC	-	-
()	MAX	1.10	0.15	0.95	0.38	3.20*	5.15*	3.20*	1000	0.80	1 1	ВОО	8 º	15°

JEDEC Registration MO-187, Variation AA, Issue E, Dec. 2004.

Drawings are not to scale.

Supertex Doc. #: DSPD-8MSOPMG, Version H041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2009 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.