Typical Application Diagrams




Figure 1. Typical Application Circuit

Internal Block Diagram




Figure 2. Functional Block Diagram

Pin Configuration




Figure 3. Pin Configurations (Top View)

Pin Definitions

| Pin# | Name | Description | |
|------|-----------------|---|--|
| 1 | IN | Logic Input for High-Side and Low-Side Gate Driver Output, In-Phase with HO | |
| 2 | SD | Logic Input for Shutdown | |
| 3 | V _{SS} | Logic Ground | |
| 4 | DT | Dead-Time Control with External Resistor (Referenced to V _{SS}) | |
| 5 | COM | Ground | |
| 6 | LO | Low-Side Driver Return | |
| 7 | V _{DD} | Supply Voltage | |
| 8 | NC | No Connection | |
| 9 | NC | No Connection | |
| 10 | NC | No Connection | |
| 11 | V _S | High-Voltage Floating Supply Return | |
| 12 | НО | High-Side Driver Output | |
| 13 | V _B | High-Side Floating Supply | |
| 14 | NC | No Connection | |

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A=25^{\circ}C$ unless otherwise specified.

| Symbol | Characteristics | Min. | Max. | Unit |
|---------------------|--|------------------------------------|----------------------|------|
| V _B | High-Side Floating Supply Voltage | -0.3 | 625.0 | V |
| V _S | High-Side Floating Offset Voltage ⁽¹⁾ | V _B -V _{SHUNT} | V _B +0.3 | V |
| V _{HO} | High-Side Floating Output Voltage | V _S -0.3 | V _B +0.3 | V |
| V_{LO} | Low-Side Output Voltage | -0.3 | V _{DD} +0.3 | V |
| V _{DD} | Low-Side and Logic Fixed Supply Voltage | -0.3 | 25.0 | V |
| V _{IN} | Logic Input Voltage (IN) | -0.3 | V _{DD} +0.3 | V |
| V _{SD} | Logic Input Voltage (SD) | V _{SS} | 5.5 | V |
| DT | Programmable Dead-Time Pin Voltage | -0.3 | V _{DD} +0.3 | V |
| V _{SS} | Logic Ground | V _{DD} -25 | V _{DD} +0.3 | V |
| dV _S /dt | Allowable Offset Voltage Slew Rate | | ± 50 | V/ns |
| P _D | Power Dissipation ^(2, 3, 4) | | 1 | W |
| $\theta_{\sf JA}$ | θ _{JA} Thermal Resistance | | 110 | °C/W |
| TJ | Junction Temperature | | +150 | °C |
| T _{STG} | Storage Temperature | -55 | +150 | °C |

Notes:

- This IC contains a shunt regulator on V_{BS}. This supply pin should not be driven by a low-impedance voltage source greater than V_{SHUNT} specified in the Electrical Characteristics section.
- 2. Mounted on 76.2 x 114.3 x 1.6mm PCB (FR-4 glass epoxy material).
- Refer to the following standards: JESD51-2: Integral circuits thermal test method environmental conditions - natural convection, and JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages.
- 4. Do not exceed maximum P_D under any circumstances.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Min. | Max. | Unit |
|-----------------|--|--------------------|--------------------|------|
| V _B | High-Side Floating Supply Voltage | V _S +10 | V _S +20 | V |
| V _S | High-Side Floating Supply Offset Voltage | 6-V _{DD} | 600 | V |
| V _{HO} | High-Side Output Voltage | Vs | V _B | V |
| V_{DD} | Low-Side and Logic Fixed Supply Voltage | 10 | 20 | V |
| V_{LO} | Low-Side Output Voltage | COM | V_{DD} | V |
| V_{IN} | Logic Input Voltage (IN) | V_{SS} | V_{DD} | V |
| V_{SD} | Logic Input Voltage (SD) | V _{SS} | 5 | V |
| DT | Programmable Dead-Time Pin Voltage | V _{SS} | V_{DD} | V |
| V_{SS} | Logic Ground | -5 | +5 | V |
| T_A | Operating Ambient Temperature | -40 | +125 | °C |

Electrical Characteristics

 $V_{BIAS}(V_{DD},\ V_{BS})$ =15.0V, V_{SS} =COM=0V, DT= V_{SS} , and T_A =25°C unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to V_{SS} /COM and are applicable to the respective input leads: IN and SD. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO and LO.

| Symbol | Characteristics | Test Condition | Min. | Тур. | Max. | Unit |
|--|--|--|------|------|------|------|
| POWER S | SUPPLY SECTION | | | u . | · | ı |
| I_{QDD} | Quiescent V _{DD} Supply Current | V _{IN} =0V or 5V | | 600 | 1000 | μΑ |
| I _{QBS} | Quiescent V _{BS} Supply Current | V _{IN} =0V or 5V | | 55 | 100 | μΑ |
| I _{PDD} | Operating V _{DD} Supply Current | f _{IN} =20KHz, No Load | | 1.0 | 1.6 | mA |
| I _{PBS} | Operating V _{BS} Supply Current | C _L =1nF, f _{IN} =20KHz, RMS | | 450 | 800 | μΑ |
| I _{SD} | Shutdown Mode Supply Current | SD=V _{SS} | | 650 | 1000 | μΑ |
| I _{LK} | Offset Supply Leakage Current | V _B =V _S =600V | | | 10 | μΑ |
| BOOTST | RAPPED SUPPLY SECTION | | 1 | | | I |
| V _{DDUV+} V _{BSUV+} | V _{DD} and V _{BS} Supply Under-Voltage Positive-Going Threshold Voltage | V _{IN} =0V, V _{DD} =V _{BS} =Sweep | 7.8 | 8.8 | 9.8 | V |
| V _{DDUV} - V _{BSUV} - | V _{DD} and V _{BS} Supply Under-Voltage Negative-Going Threshold Voltage | V _{IN} =0V, V _{DD} =V _{BS} =Sweep | 7.3 | 8.3 | 9.3 | V |
| V _{DDUVH} - V _{BSUVH} | V _{DD} and V _{BS} Supply Under-Voltage Lockout Hysteresis Voltage | V _{IN} =0V, V _{DD} =V _{BS} =Sweep | | 0.5 | | V |
| SHUNT R | EGULATOR SECTION | | | | | |
| V_{SHUNT} | Shunt Regulator Clamping Voltage for V _{BS} | V _{BS} =Sweep, I _{SHUNT} =5mA | 21 | 23 | 25 | V |
| INPUT LC | OGIC SECTION | | | | | |
| V _{IH} | Logic "1" Input Voltage for HO & Logic "0" for LO | | 2.5 | | | V |
| V_{IL} | Logic "0" Input Voltage for HO & Logic "1" for LO | | | | 8.0 | V |
| I _{IN+} | Logic Input High Bias Current | V _{IN} =5V, SD=0V | | 20 | 50 | μΑ |
| I _{IN-} | Logic Input Low Bias Current | V _{IN} =0V, SD=5V | | | 3 | μΑ |
| R _{IN} | Logic Input Pull-Down Resistance | | 100 | 250 | | ΚΩ |
| V _{SDCLAMP} | Shutdown (SD) Input Clamping Voltage ⁽⁵⁾ | | | 5.0 | 5.5 | V |
| SD+ | Shutdown (SD) Input Positive-Going Threshold | 9 | 2.5 | | | V |
| SD- | Shutdown (SD) Input Negative-Going Threshold | | | | 0.8 | V |
| R_{PSD} | Shutdown (SD) Input Pull-Up Resistance | | 100 | 250 | | ΚΩ |
| GATE DR | RIVER OUTPUT SECTION | | | 3 | | |
| V_{OH} | High-Level Output Voltage (V_{BIAS} - V_{O}) | No Load (I _O =0A) | | | 1.5 | V |
| V _{OL} | Low-Level Output Voltage | No Load (I _O =0A) | | | 100 | mV |
| I _{O+} | Output High, Short-Circuit Pulsed Current ⁽⁵⁾ | V _{HO} =0V, V _{IN} =5V, PW ≤10µs | 2.0 | 2.5 | | Α |
| I _{O-} | Output Low, Short-Circuit Pulsed Current ⁽⁵⁾ | V _{HO} =15V, V _{IN} =0V, PW ≤10µs | 2.0 | 2.5 | | Α |
| V _{SS} /COM | V _{SS} -COM/COM-V _{SS} Voltage Educability ⁽⁵⁾ | | -5.0 | | 5.0 | V |
| Vs | Allowable Negative $V_{\rm S}$ Pin Voltage for IN Signal Propagation to HO | | | -9.8 | -7.0 | V |

Note:

5 These parameters are guaranteed by design.

Dynamic Electrical Characteristics

 $V_{BIAS}(V_{DD},\,V_{BS}) = 15.0V,\,V_{SS} = COM = 0V,\,C_L = 1000pF,\,DT = V_{SS,}\,and\,T_A = 25^{\circ}C,\,unless\,otherwise\,specified.$

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|-------------------|--|-----------------------------|------|------|------|------|
| t _{ON} | Turn-On Propagation Delay ⁽⁶⁾ | $V_S=0V$, $R_{DT}=0\Omega$ | | 530 | 730 | ns |
| t _{OFF} | Turn-Off Propagation Delay | V _S =0V | | 130 | 250 | ns |
| t _{SD} | Shutdown Propagation Delay | | | 140 | 210 | ns |
| Mt _{ON} | Delay Matching, HO and LO Turn-On | | | 0 | 90 | ns |
| Mt _{OFF} | Delay Matching, HO and LO Turn-Off | | | 0 | 40 | ns |
| t _R | Turn-On Rise Time | V _S =0V | | 25 | 50 | ns |
| t _F | Turn-Off Fall Time | V _S =0V | | 15 | 35 | ns |
| DT | Dead Time: LO Turn-Off to HO Turn-On, HO Turn-Off to LO Turn-On | R _{DT} =0Ω | 300 | 400 | 500 | ns |
| | | R _{DT} =200KΩ | 4 | 5 | 6 | μs |
| MDT | Dead-Time Matching= DT _{LO-HO} - DT _{HO-LO} | R _{DT} =0Ω | | 0 | 40 | ns |
| | | R _{DT} =200KΩ | | 0 | 500 | ns |

Note:

6 The turn-on propagation delay includes dead time.

Typical Characteristics




Figure 4. Turn-On Propagation Delay vs. Temperature




Figure 6. Turn-On Rise Time vs. Temperature




Figure 8. Dead Time (R_{DT} =0 Ω) vs. Temperature




Figure 5. Turn-Off Propagation Delay vs. Temperature




Figure 7. Turn-Off Fall Time vs. Temperature




Figure 9. Dead Time Matching (R_{DT} =0 Ω) vs. Temperature




Figure 10. Dead Time (R $_{\mbox{\scriptsize DT}}\mbox{=200}\mbox{\scriptsize K}\Omega)$ vs. Temperature




Figure 11. Dead-Time Matching (R $_{DT}$ =200K Ω) vs. Temperature




Figure 12. Delay Matching vs. Temperature




Figure 13. Dead Time vs. R_{DT}




Figure 14. Shutdown Propagation Delay vs. Temperature




Figure 15. Shutdown Mode Supply Current vs. Temperature




Figure 16. Quiescent V_{DD} Supply Current vs. Temperature




Figure 18. Operating V_{DD} Supply Current vs. Temperature




Figure 20. V_{DD} UVLO+ vs. Temperature




Figure 17. Quiescent V_{BS} Supply Current vs. Temperature




Figure 19. Operating V_{BS} Supply Current vs. Temperature





Figure 21. V_{DD} UVLO- vs. Temperature




9.0 8.5 8.0 7.5 -40 -20 0 20 40 60 80 100 120 Temperature [°C]

10.0

9.5

Figure 22. V_{BS} UVLO+ vs. Temperature

Figure 23. V_{BS} UVLO- vs. Temperature







Figure 24. High-Level Output Voltage vs. Temperature

Figure 25. Low-Level Output Voltage vs. Temperature






Figure 26. Logic HIGH Input Voltage vs. Temperature

Figure 27. Logic LOW Input Voltage vs. Temperature




Figure 28. Logic Input High Bias Current vs. Temperature




Figure 30. Turn-On Propagation Delay vs. Supply Voltage




Figure 32. Turn-On Rise Time vs. Supply Voltage




Figure 29. Allowable Negative V_S Voltage vs. Temperature




Figure 31. Turn-Off Propagation Delay vs. Supply Voltage




Figure 33. Turn-Off Fall Time vs. Supply Voltage




Figure 34. Quiescent V_{DD} Supply Current vs. Supply Voltage




Figure 36. High-Level Output Voltage vs. Supply Voltage




Figure 35. Quiescent V_{BS} Supply Current vs. Supply Voltage




Figure 37. Low-Level Output Voltage vs. Supply Voltage

Switching Time Definitions




Figure 38. Switching Time Test Circuit




Figure 39. Input / Output Timing Diagram





Figure 40. Switching Time Waveform Definition



Package Dimensions 8.76 8.36 - 0.65 7.62 В 5.60 4.15 3.75 6.00 **PIN ONE INDICATOR** 0.51 0.36 (0.27)LAND PATTERN RECOMMENDATION **TOP VIEW** ⊕ 0.20M C B A 1.80 MAX SEE DETAIL A 1.65 1.45 (R0.20)0.05MIN SIDE VIEW ○ 0.10 MAX C **END VIEW GAGE** NOTES: **PLANE** A) THIS DRAWING COMPLIES WITH JEDEC MS-012 (R0.10) EXCEPT AS NOTED. B) THIS DIMENSION IS OUTSIDE THE JEDEC MS-012 VALUE. C) ALL DIMENSIONS ARE IN MILLIMETERS. 0.36 D) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. **SEATING** E) LANDPATTERN STANDARD: SOIC127P600X145-14M

Figure 49. 14-Lead, Small Outline Integrated Circuit (SOIC), Non-JEDEC, .150-Inch Narrow Body, 225SOP

PLANE

DETAIL A

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

F) DRAWING FILE NAME AND REVISION: M14CREV1





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ F-PFS™ Auto-SPM™ FRFET® Global Power Resources AX-CAP™ Build it Now™ Green FPS™ CorePLUS™ Green FPS™ e-Series™ CorePOWER** Gmax™ CROSSVOLT™ GTO™ IntelliMAX™ CTL™. ISOPLANAR™ Current Transfer Logic™ DEUXPEED⁶ MegaBuck™ Dual Cool™ MICROCOUPLER™ MicroFET™

EcoSPARK® EfficientMax™ MicroPak™ ESBC™ MicroPak2™ MillerDri∨e™ MotionMax™ Fairchild® Motion-SPM™ Fairchild Semiconductor® mWSaver™ FACT Quiet Series™ OptoHiT™ FACT® OPTOLOGIC® OPTOPLANAR® FastvCore™ FETBench™

FlashWriter®* PDP SPM FPS™

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™

QFET® QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™

SmartMax™
SMART START™
SPM®
STEALTH™
SuperFET®
SuperSOT™.3
SuperSOT™.6
SuperSOT™.8

SupreMOS®
SyncFET™
Sync-Lock™
SysteM®*

The Power Franchise®
The Right Technology for Your Success™

p wer

TinyBoost™
TinyBuck™
TinyCalc™
TinyLogic®
TinyPOPTO™
TinyPower™
TinyPower™
TinyWM™
TriFault Detect™
TRUECURRENT™
µSerDes™

VENTONS

VENTONS

VENTONS

VENTONS

VENTONS

VISUAL

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SCIENCE THE SEMESTRICE OF THE SEMESTRICE OF

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide arry warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification Product Status | | Definition | |
|---|--|--|--|
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice. | |
| | | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. | |
| No Identification Needed | lo Identification Needed Full Production Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make at any time without notice to improve the design. | | |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only. | |

Rev. 152

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.