DETAILED DESCRIPTION


The DS1302 trickle-charge timekeeping chip contains a real-time clock/calendar and 31 bytes of static RAM. It communicates with a microprocessor via a simple serial interface. The real-time clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The end of the month date is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with an AM/PM indicator.

Interfacing the DS1302 with a microprocessor is simplified by using synchronous serial communication. Only three wires are required to communicate with the clock/RAM: CE, I/O (data line), and SCLK (serial clock). Data can be transferred to and from the clock/RAM 1 byte at a time or in a burst of up to 31 bytes. The DS1302 is designed to operate on very low power and retain data and clock information on less than 1μ W.

The DS1302 is the successor to the DS1202. In addition to the basic timekeeping functions of the DS1202, the DS1302 has the additional features of dual power pins for primary and backup power supplies, programmable trickle charger for V_{CC1} , and seven additional bytes of scratchpad memory.


OPERATION

Figure 1 shows the main elements of the serial timekeeper: shift register, control logic, oscillator, real-time clock, and RAM.




TYPICAL OPERATING CIRCUIT


Figure 1. Block Diagram



TYPICAL OPERATING CHARACTERISTICS

(V_{CC} = 3.3V, T_A = +25°C, unless otherwise noted.)





PIN DESCRIPTION

PIN	NAME	FUNCTION
1	V _{CC2}	Primary Power-Supply Pin in Dual Supply Configuration. V _{CC1} is connected to a backup source to maintain the time and date in the absence of primary power. The DS1302 operates from the larger of V _{CC1} or V _{CC2} . When V _{CC2} is greater than V _{CC1} + 0.2V, V _{CC2} powers the DS1302. When V _{CC2} is less than V _{CC1} , V _{CC1} powers the DS1302.
2	X1	Connections for Standard 32.768kHz Quartz Crystal. The internal oscillator is designed for operation with a crystal having a specified load capacitance of 6pF. For more information on crystal selection and crystal layout considerations, refer to
3	X2	Application Note 58: Crystal Considerations for Dallas Real-Time Clocks. The DS1302 can also be driven by an external 32.768kHz oscillator. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 pin is floated.
4	GND	Ground
5	CE	Input. CE signal must be asserted high during a read or a write. This pin has an internal $40k\Omega$ (typ) pulldown resistor to ground. Note: Previous data sheet revisions referred to CE as $\overline{\text{RST}}$. The functionality of the pin has not changed.
6	I/O	Input/Push-Pull Output. The I/O pin is the bidirectional data pin for the 3-wire interface. This pin has an internal $40k\Omega$ (typ) pulldown resistor to ground.
7	SCLK	Input. SCLK is used to synchronize data movement on the serial interface. This pin has an internal $40k\Omega$ (typ) pulldown resistor to ground.
8	V _{CC1}	Low-Power Operation in Single Supply and Battery-Operated Systems and Low- Power Battery Backup. In systems using the trickle charger, the rechargeable energy source is connected to this pin. UL recognized to ensure against reverse charging current when used with a lithium battery. Go to <u>www.maxim-</u> <u>ic.com/TechSupport/QA/ntrl.htm</u> .

OSCILLATOR CIRCUIT

The DS1302 uses an external 32.768kHz crystal. The oscillator circuit does not require any external resistors or capacitors to operate. Table 1 specifies several crystal parameters for the external crystal. Figure 1 shows a functional schematic of the oscillator circuit. If using a crystal with the specified characteristics, the startup time is usually less than one second.

CLOCK ACCURACY


The accuracy of the clock is dependent upon the accuracy of the crystal and the accuracy of the match between the capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. Additional error will be added by crystal frequency drift caused by temperature shifts. External circuit noise coupled into the oscillator circuit may result in the clock running fast. Figure 2 shows a typical PC board layout for isolating the crystal and oscillator from noise. Refer to *Application Note 58: Crystal Considerations for Dallas Real-Time Clocks* for detailed information.

Table 1. Crystal Specifications*

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Nominal Frequency	f _O		32.768		kHz
Series Resistance	ESR			45	kΩ
Load Capacitance	CL		6		pF

*The crystal, traces, and crystal input pins should be isolated from RF generating signals. Refer to Application Note 58: Crystal Considerations for Dallas Real-Time Clocks for additional specifications.

Figure 2. Typical PC Board Layout for Crystal



COMMAND BYTE

Figure 3 shows the command byte. A command byte initiates each data transfer. The MSB (bit 7) must be a logic 1. If it is 0, writes to the DS1302 will be disabled. Bit 6 specifies clock/calendar data if logic 0 or RAM data if logic 1. Bits 1 to 5 specify the designated registers to be input or output, and the LSB (bit 0) specifies a write operation (input) if logic 0 or read operation (output) if logic 1. The command byte is always input starting with the LSB (bit 0).




Figure 3. Address/Command Byte

CE AND CLOCK CONTROL

Driving the CE input high initiates all data transfers. The CE input serves two functions. First, CE turns on the control logic that allows access to the shift register for the address/command sequence. Second, the CE signal provides a method of terminating either single-byte or multiple-byte CE data transfer.

A clock cycle is a sequence of a rising edge followed by a falling edge. For data inputs, data must be valid during the rising edge of the clock and data bits are output on the falling edge of clock. If the CE input is low, all data transfer terminates and the I/O pin goes to a high-impedance state. Figure 4 shows data transfer. At power-up, CE must be a logic 0 until $V_{CC} > 2.0V$. Also, SCLK must be at a logic 0 when CE is driven to a logic 1 state.

DATA INPUT

Following the eight SCLK cycles that input a write command byte, a data byte is input on the rising edge of the next eight SCLK cycles. Additional SCLK cycles are ignored should they inadvertently occur. Data is input starting with bit 0.

DATA OUTPUT

Following the eight SCLK cycles that input a read command byte, a data byte is output on the falling edge of the next eight SCLK cycles. Note that the first data bit to be transmitted occurs on the first falling edge after the last bit of the command byte is written. Additional SCLK cycles retransmit the data bytes should they inadvertently occur so long as CE remains high. This operation permits continuous burst mode read capability. Also, the I/O pin is tristated upon each rising edge of SCLK. Data is output starting with bit 0.

BURST MODE

Burst mode can be specified for either the clock/calendar or the RAM registers by addressing location 31 decimal (address/command bits 1 through 5 = logic 1). As before, bit 6 specifies clock or RAM and bit 0 specifies read or write. There is no data storage capacity at locations 9 through 31 in the Clock/Calendar Registers or location 31 in the RAM registers. Reads or writes in burst mode start with bit 0 of address 0.

When writing to the clock registers in the burst mode, the first eight registers must be written in order for the data to be transferred. However, when writing to RAM in burst mode it is not necessary to write all 31 bytes for the data to transfer. Each byte that is written to will be transferred to RAM regardless of whether all 31 bytes are written or not.

CLOCK/CALENDAR

The time and calendar information is obtained by reading the appropriate register bytes. Table 3 illustrates the RTC registers. The time and calendar are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the binary-coded decimal (BCD) format.

The day-of-week register increments at midnight. Values that correspond to the day of week are user-defined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on.). Illogical time and date entries result in undefined operation.

When reading or writing the time and date registers, secondary (user) buffers are used to prevent errors when the internal registers update. When reading the time and date registers, the user buffers are synchronized to the internal registers the rising edge of CE.

The countdown chain is reset whenever the seconds register is written. Write transfers occur on the falling edge of CE. To avoid rollover issues, once the countdown chain is reset, the remaining time and date registers must be written within 1 second.

The DS1302 can be run in either 12-hour or 24-hour mode. Bit 7 of the hours register is defined as the 12- or 24-hour mode-select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the \overline{AM}/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20–23 hours). The hours data must be re-initialized whenever the 12/24 bit is changed.

CLOCK HALT FLAG

Bit 7 of the seconds register is defined as the clock halt (CH) flag. When this bit is set to logic 1, the clock oscillator is stopped and the DS1302 is placed into a low-power standby mode with a current drain of less than 100nA. When this bit is written to logic 0, the clock will start. The initial power-on state is not defined.

WRITE-PROTECT BIT

Bit 7 of the control register is the write-protect bit. The first seven bits (bits 0 to 6) are forced to 0 and always read 0 when read. Before any write operation to the clock or RAM, bit 7 must be 0. When high, the write-protect bit prevents a write operation to any other register. The initial power-on state is not defined. Therefore, the WP bit should be cleared before attempting to write to the device.

TRICKLE-CHARGE REGISTER

This register controls the trickle-charge characteristics of the DS1302. The simplified schematic of Figure 5 shows the basic components of the trickle charger. The trickle-charge select (TCS) bits (bits 4 to 7) control the selection of the trickle charger. To prevent accidental enabling, only a pattern of 1010 enables the trickle charger. All other patterns will disable the trickle charger. The DS1302 powers up with the trickle charger disabled. The diode select (DS) bits (bits 2 and 3) select whether one diode or two diodes are connected between V_{CC2} and V_{CC1} . If DS is 01, one diode is selected or if DS is 10, two diodes are selected. If DS is 00 or 11, the trickle charger is disabled independently of TCS. The RS bits (bits 0 and 1) select the resistor that is connected between V_{CC2} and V_{CC1} . The resistor and diodes are selected by the RS and DS bits as shown in Table 2.

TCS BIT 7	TCS BIT 6	TCS BIT 5	TCS BIT 4	DS BIT 3	DS BIT 2	RS BIT 1	RS BIT 0	FUNCTION
Х	х	х	Х	Х	Х	0	0	Disabled
х	х	х	х	0	0	х	х	Disabled
х	Х	Х	Х	1	1	Х	Х	Disabled
1	0	1	0	0	1	0	1	1 Diode, 2kΩ
1	0	1	0	0	1	1	0	1 Diode, 4kΩ
1	0	1	0	0	1	1	1	1 Diode, 8kΩ
1	0	1	0	1	0	0	1	2 Diodes, $2k\Omega$
1	0	1	0	1	0	1	0	2 Diodes, 4kΩ
1	0	1	0	1	0	1	1	2 Diodes, $8k\Omega$
0	1	0	1	1	1	0	0	Initial power-on state

Table 2. Trickle Charger Resistor and Diode Select

Diode and resistor selection is determined by the user according to the maximum current desired for battery or super cap charging. The maximum charging current can be calculated as illustrated in the following example. Assume that a system power supply of 5V is applied to V_{CC2} and a super cap is connected to V_{CC1} . Also assume that the trickle charger has been enabled with one diode and resistor R1 between V_{CC2} and V_{CC1} . The maximum current I_{MAX} would therefore be calculated as follows:

 $I_{MAX} = (5.0V-diode~drop) \ / \ R1 \approx (5.0V-0.7V) \ / \ 2k\Omega \approx 2.2mA$

As the super cap charges, the voltage drop between V_{CC2} and V_{CC1} decreases and therefore the charge current decreases.

CLOCK/CALENDAR BURST MODE

The clock/calendar command byte specifies burst mode operation. In this mode, the first eight clock/calendar registers can be consecutively read or written (see Table 3) starting with bit 0 of address 0.

If the write-protect bit is set high when a write clock/calendar burst mode is specified, no data transfer will occur to any of the eight clock/calendar registers (this includes the control register). The trickle charger is not accessible in burst mode.

At the beginning of a clock burst read, the current time is transferred to a second set of registers. The time information is read from these secondary registers, while the clock may continue to run. This eliminates the need to re-read the registers in case of an update of the main registers during a read.

RAM

The static RAM is 31 x 8 bytes addressed consecutively in the RAM address space.

RAM BURST MODE

The RAM command byte specifies burst mode operation. In this mode, the 31 RAM registers can be consecutively read or written (see Table 3) starting with bit 0 of address 0.

REGISTER SUMMARY

A register data format summary is shown in Table 3.

CRYSTAL SELECTION

A 32.768kHz crystal can be directly connected to the DS1302 via pins 2 and 3 (X1, X2). The crystal selected for use should have a specified load capacitance (C_L) of 6pF. For more information on crystal selection and crystal layout consideration, refer to *Application Note 58: Crystal Considerations for Dallas Real-Time Clocks*.

Figure 4. Data Transfer Summary

SINGLE-BYTE READ
CE
$[VO] \qquad \qquad$
SINGLE-BYTE WRITE
CE
$[V_{-}]{}^{VO} \qquad \qquad$
NOTE: IN BURST MODE, CE IS KEPT HIGH AND ADDITIONAL SCLK CYCLES ARE SENT UNTIL THE END OF THE BURST.

Table 3. Register Address/Definition

RTC

READ	WRITE	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	RANGE
81h	80h	СН		10 Second	Seconds Seconds 00–59			00–59		
83h	82h			10 Minute	S		Min	utes		00–59
85h	84h	12 /24	0	10 AM/PM Hour			Hour		1–12/0–23	
87h	86h	0	0	10 D	ate		Da	ate		1–31
89h	88h	0	0	0	10 Month		Month			1–12
8Bh	8Ah	0	0	0	0	0		Day		1–7
8Dh	8Ch		10	Year			Year			00–99
8Fh	8Eh	WP	0	0	0	0	0	0	0	_
91h	90h	TCS	TCS	TCS	TCS	DS	DS	RS	RS	

CLOCK BURST

BFh BEh


RAM

C1h	C0h	00-FFh
C3h	C2h	00-FFh
C5h	C4h	00-FFh
•	•	
•	•	
•	-	•
FDh	FCh	00-FFh

RAM BURST

FFh FEh

Figure 5. Programmable Trickle Charger



ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground	0.5Vto +7.0V
Operating Temperature Range, Commercial	
Operating Temperature Range, Industrial (IND)	
Storage Temperature Range	55°C to +125°C
Soldering Temperature (leads, 10 seconds)	260°C
Soldering Temperature (surface mount)	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ or } T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL		CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
Supply Voltage V_{CC1} , V_{CC2}	V _{CC1,} V _{CC2}		(Notes 2, 10)	2.0	3.3	5.5	V
Logic 1 Input	V _{IH}		(Note 2)	2.0		V _{CC} + 0.3	V
Logic 0 Input	V _{IL}	$V_{CC} = 2.0V$	(Note 2)	-0.3		+0.3	V
	VIL	$V_{\rm CC} = 5V$		-0.3		+0.8	v

DC ELECTRICAL CHARACTERISTICS

 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ or } T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ (Note 1)

PARAMETER SYM		YMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
Input Leakage	ILI		(Notes 5, 13)		85	500	μA
I/O Leakage	I _{LO}		(Notes 5, 13)		85	500	μA
Logic 1 Output (I _{OH} = -0.4mA)	V _{OH}	$V_{CC} = 2.0V$	(Note 2)	1.6			V
Logic 1 Output (I _{OH} = -1.0mA)	чОн	$V_{CC} = 5V$	(1002)	2.4			v
Logic 0 Output (I _{OL} = 1.5mA)	V _{OL}	$V_{CC} = 2.0V$	(Note 2)			0.4	V
Logic 0 Output (I _{OL} = 4.0mA)	V OL	$V_{CC} = 5V$				0.4	v
Active Supply Current	I _{CC1A}	$V_{CC1} = 2.0V$	CH = 0			0.4	mA
(Oscillator Enabled)	ICCIA	$V_{CC1} = 5V$	(Notes 4, 11)			1.2	
Timekeeping Current	I _{CC1T}	$V_{CC1} = 2.0V$	CH = 0		0.2	0.3	μA
(Oscillator Enabled)	-CC11	$V_{CC1} = 5V$	(Notes 3, 11,13)		0.45	1	μπ
Standby Current (Oscillator		$V_{CC1} = 2.0V$	CH = 1 (Notes 9, 11, 13)		1	100	nA
Disabled)	I _{CC1S}	$V_{CC1} = 5V$			1	100	
		IND	(5	200	
Active Supply Current	lanu	$V_{CC2} = 2.0V$	CH = 0			0.425	mA
(Oscillator Enabled)	I _{CC2A}	$V_{CC2} = 5V$	(Notes 4, 12)			1.28	ША
Timekeeping Current		$V_{CC2} = 2.0V$	CH = 0			25.3	۸
(Oscillator Enabled)	I _{CC2T}	$V_{CC2} = 5V$	(Notes 3, 12)			81	μA
Standby Current (Oscillator Disabled)	I _{CC2S}	$V_{CC2} = 2.0V$	CH = 1 (Notes 9, 12)			25	μA
Disabled)		$V_{CC2} = 5V$				80	
	R1				2		
Trickle-Charge Resistors	R2				4		kΩ
	R3				8		
Trickle-Charge Diode Voltage Drop	V _{TD}				0.7		V

CAPACITANCE

 $(T_A = +25^{\circ}C)$

PARAMETER	SYMBOL	MIN	ΤΥΡ	MAX	UNITS
Input Capacitance	Cı		10		pF
I/O Capacitance	C _{I/O}		15		pF

AC ELECTRICAL CHARACTERISTICS

 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ or } T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL		CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
Data to CLK Setup	t _{DC}	$V_{CC} = 2.0V$	(Note 6)	200			ns
	U C	$V_{CC} = 5V$		50			110
CLK to Data Hold	t _{CDH}	$V_{CC} = 2.0V$	(Note 6)	280			ns
	CDH	$V_{CC} = 5V$		70			113
CLK to Data Delay	tana	$V_{CC} = 2.0V$	(Notes 6, 7, 8)			800	ns
	t _{CDD}	$V_{CC} = 5V$	(100103-0, 7, 0)			200	113
CLK Low Time	ta	$V_{CC} = 2.0V$	(Note 6)	1000			ns
CER EOW TIME	t _{CL}	$V_{CC} = 5V$		250			115
CLK High Time	tau	$V_{CC} = 2.0V$	(Note 6)	1000			ns
CERTIGITTINE	t _{CH}	$V_{CC} = 5V$		250			115
CLK Frequency	+	$V_{CC} = 2.0V$	(Note 6)			0.5	MHz
CERTIequency	t _{CLK}	$V_{CC} = 5V$		DC		2.0	
CLK Rise and Fall	+ +	$V_{CC} = 2.0V$				2000	ns
CER Rise and I all	t _R , t _F	$V_{CC} = 5V$				500	115
CE to CLK Setup	+	$V_{CC} = 2.0V$	(Note 6)	4			
CE IO CER Selup	t _{CC}	$V_{CC} = 5V$		1			μS
CLK to CE Hold	+	$V_{CC} = 2.0V$	(Note 6)	240			50
	t _{CCH}	$V_{CC} = 5V$		60			ns
CE Inactive Time	+	$V_{CC} = 2.0V$	(Niete 6)	4			
CE macuve nime	t _{CWH}	$V_{CC} = 5V$	(Note 6)	1			μS
	4	$V_{CC} = 2.0V$	(Nata C)			280	
CE to I/O High Impedance	t _{CDZ}	$V_{CC} = 5V$	(Note 6)			70	ns
		$V_{CC} = 2.0V$	(Nata C)			280	
SCLK to I/O High Impedance	t _{ccz}	$V_{CC} = 5V$	(Note 6)			70	ns

Note 1: Limits at -40°C are guaranteed by design and are not production tested.

- Note 2: All voltages are referenced to ground.
- Note 3: I_{CC1T} and I_{CC2T} are specified with I/O open, CE and SCLK set to a logic 0.
- Note 4: I_{CC1A} and I_{CC2A} are specified with the I/O pin open, CE high, SCLK = 2MHz at V_{CC} = 5V; SCLK = 500kHz, V_{CC} = 2.0V.
- Note 5: CE, SCLK, and I/O all have $40k\Omega$ pulldown resistors to ground.
- Note 6: Measured at $V_{IH} = 2.0V$ or $V_{IL} = 0.8V$ and 10ns maximum rise and fall time.
- Note 7: Measured at $V_{OH} = 2.4V$ or $V_{OL} = 0.4V$.
- Note 8: Load capacitance = 50pF.
- Note 9: I_{CC1S} and I_{CC2S} are specified with CE, I/O, and SCLK open.

Note 10: $V_{CC} = V_{CC2}$, when $V_{CC2} > V_{CC1} + 0.2V$; $V_{CC} = V_{CC1}$, when $V_{CC1} > V_{CC2}$.

Note 11: $V_{CC2} = 0V.$

Note 12: $V_{CC1} = 0V.$

Note 13: Typical values are at +25°C.







Figure 7. Timing Diagram: Write Data Transfer



CHIP INFORMATION

TRANSISTOR COUNT: 11,500

THERMAL INFORMATION

PACKAGE	THETA-JA (°C/W)	THETA-JC (°C/W)		
8 DIP	110	40		
8 SO (150 mils)	170	40		

PACKAGE INFORMATION

For the latest package outline information and land patterns, go to <u>www.maxim-ic.com/packages</u>.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
8 PDIP	—	<u>21-0043</u>
8 SO (208 mils)	—	<u>21-0262</u>
8 SO (150 mils)	_	<u>21-0041</u>

REVISION HISTORY

REVISION DATE	DESCRIPTION	PAGES CHANGED
	Removed the leaded parts and references to the 16-pin SO package.	1, 4, 12
battery backed. 120208 Added a new Table Replaced the timing	In the <i>Features</i> section, changed the 31 x 8 RAM feature to indicate that it is battery backed.	1
	Updated Figure 1 and removed original Figure 2 (oscillator circuit).	3, 5
	Added a new Table 2 for the trickle charger resistor and diode select.	7
	Replaced the timing diagrams (Figures 6 and 7).	12
	Added Package Information table.	12
3/15	Updated Benefits and Features section	1

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2015 Maxim Integrated Products The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.

13 of 13