

# CY7C65640A


# TetraHub<sup>™</sup> High-Speed USB Hub Controller

# Features

- USB 2.0 Hub
- Four Downstream Ports
- Multiple Transaction Translators One per Downstream Port for Maximum Performance
- VID, PID, and DID configured from External SPI EEPROM
- 24 MHz External Crystal
- Small Package Quad Flat Pack, No Leads (QFN)
- Integrated Upstream Pull Up Resistor
- Integrated Downstream Pull Down Resistors for all Downstream Ports

# Logic Block Diagram

- Integrated Upstream and Downstream Series Termination Resistors
- Configurable with External SPI EEPROM
  - Number of Active Ports
  - Number of Removable Ports
  - Maximum Power
  - Hub Controller Power
  - Power On Timer
  - Over current Timer
  - Disable Over current Timer
  - Enable Full Speed Only
  - Disable Port Indicators
  - Gang Power Switching
  - Enable Single TT Mode Only
  - Enable NoEOP at EOF1



Errata: Refer to Errata on page 23 for details on errata trigger conditions, available workarounds, and silicon revision applicability.

**Cypress Semiconductor Corporation** Document Number: 38-08019 Rev. \*R 198 Champion Court

Champion Court •



# **Functional Description**

Cypress's TetraHub<sup>™</sup> is a high performance self powered Universal Serial Bus (USB) 2.0 hub. The Tetra architecture provides four downstream USB ports, with a Transaction Translator (TT) for each port, making it the highest performing hub possible. This single-chip device incorporates one upstream and four downstream USB transceivers, a serial Interface Engine (SIE), USB hub controller and repeater, and four TTs. It is suitable for standalone hubs, motherboard hubs, and monitor hub applications.

Being a fixed-function USB device, there is no risk or added engineering effort required for firmware development. The developer does not need to write any firmware for their design. The CY4602 Tetrahub USB 2.0 4-port Hub Reference Design Kit provides all materials and documents needed to move rapidly into production. The reference design kit includes board schematics, bill of materials, Gerber files, Orcad files, key application notes, and product description.

CY7C65640A-LFXC is a functional and pin equivalent die revision of Cypress's CY7C65640-LFXC. Changes were made to improve device performance.

#### TetraHub Architecture

The Logic Block Diagram on page 1 shows the TetraHub Architecture.

#### **USB Serial Interface Engine (SIE)**

The SIE enables the CY7C65640A to communicate with the USB host through the USB repeater component of the hub. The SIE handles the following USB bus activity independently of the Hub Control Block:

- Bit stuffing/unstuffing
- Checksum generation/checking
- ACK/NAK/STALL
- TOKEN type identification
- Address checking.

#### Hub Controller

The hub control block does the following protocol handling at a higher level:

- Coordinate enumeration by responding to SETUP packets
- Fill and empty the FIFOs
- Suspend/Resume coordination
- Verify and select DATA toggle values
- Port power control and over current detection.

The Hub controller provides status and control and permits host access to the hub.

#### **Hub Repeater**

The hub repeater manages the connectivity between upstream and downstream facing ports that are operating at the same speed. It supports full/low speed connectivity and high speed connectivity. According to USB 2.0 specification, the hub repeater provides the following functions:

- Sets up and tears down connectivity on packet boundaries
- Ensures orderly entry into and out of the suspend state, including proper handling of remote wake ups.

#### **Transaction Translator**

The TT translates data from one speed to another. A TT takes high speed split transactions and translates them to full/low speed transactions when the hub is operating at high speed (the upstream port is connected to a high speed host controller) and has full/low speed devices attached. The operating speed of a device attached on a downstream facing port determines whether the routing logic connects a port to the transaction translator or hub repeater section. If a low or full speed device is connected to the hub operating at high speed, the data transfer route includes the transaction translator. If a high speed device is connected to this high speed hub the route only includes the repeater and no transaction translator; the device and the hub are in conformation with respect to their data transfer speed. When the hub is operating at full speed (the upstream port is connected to a full speed host controller), a high speed peripheral does not operate at its full capability. These devices only work at 1.1 speed. Full and low speed devices connected to this hub operate at their 1.1 speed.

### Applications

- Standalone Hubs
- Motherboard Hubs
- Monitor Hub applications
- External Personal Storage Drives
- Port Replicators
- Portable Drive
- Docking Stations



# CY7C65640A

# Contents

Introduction	3
TetraHub Architecture	
USB Serial Interface Engine (SIE)	
Hub Controller	
Hub Repeater	3
Transaction Translator	3
Applications	3
Functional Overview	4
System Initialization	4
Enumeration	4
Multiple Transaction Translator Support	4
Downstream Ports	4
Upstream Port	4
Power Switching	4
Over current Detection	5
Port Indicators	5
Pin Configuration	
Default Descriptors	
Device Descriptor	
Configuration Options	
Default – 0xD0 Load	
Configured – 0xD2 Load	12

Supported USB Requests	13
Device Class Commands	13
Hub Class Commands	
Upstream USB Connection	15
Downstream USB Connections	16
LED Connections	16
Sample Schematic	17
Maximum Ratings	
Operating Conditions	18
DC Electrical Characteristics	
AC Electrical Characteristics	19
Ordering Information	20
Ordering Code Definitions	20
Package Diagram	
Quad Flat Package No Leads (QFN)	
Package Design Notes	22
Document History Page	24
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



# **Functional Overview**

The Cypress TetraHub USB 2.0 hub is a high performance, low-system-cost solution for USB. This hub integrates 1.5k upstream pull up resistors for full speed operation and all downstream 15k pull down resistors and series termination resistors on all upstream and downstream D+ and D– pins. This results in optimization of system costs by providing built-in support for the USB 2.0 specification.

#### System Initialization

On power up, the TetraHub reads an external SPI EEPROM for configuration information. At the most basic level, this EEPROM has the Vendor ID (VID), Product ID (PID), and Device ID (DID) for the customer's application. For more specialized applications, other configuration options can be specified. See Configuration Options on page 12 for more details.

After reading the EEPROM, if BUSPOWER (connected to the upstream VBus) is high, TetraHub enables the pull up resistor on the D+ to indicate that it is connected to the upstream hub, after which a USB bus reset is expected. During this reset, TetraHub initiates a chirp to indicate that it is a high speed peripheral. In a USB 2.0 system, the upstream hub responds with a chirp sequence, and TetraHub is in a high speed mode, with the upstream D+ pull up resistor turned off. In USB 1.x systems, no such chirp sequence from the upstream hub is seen, and TetraHub operates as a normal 1.x hub (operating at full speed).

#### Enumeration

After a USB Bus Reset, TetraHub is in an unaddressed, non-configured state (configuration value set to 0). During the enumeration process, the host sets the hub's address and configuration by sending a SetCongfiguration request. Changing the hub address restores it to an non-configured state.

For high speed multi-TT support, the host must also set the alternate interface setting to 1 (the default mode is single TT). After the hub is configured, the full hub functionality is available.

#### **Multiple Transaction Translator Support**

After TetraHub is configured in a high speed system, it is in single TT mode. The host may then set the hub into multiple TT mode by sending a SetInterface command. In multiple TT mode, each full speed port is handled independently and thus has a full

12 Mbps bandwidth available. In Single TT mode, all traffic from the host destined for full or low speed ports are forwarded to all of those ports. This means that the 12 Mbps bandwidth is shared by all full and low speed ports.

#### **Downstream Ports**

TetraHub supports a maximum of four downstream ports, each of which may be marked as usable or removable in the extended configuration (0xD2 EEPROM load, see section). Downstream D+ and D– pull down resistors are incorporated in TetraHub for each port. Prior to the hub being configured, the ports are driven SE0 (Single Ended Zero, where both D+ and D– are driven low) and are set to the non-powered state. After the hub is configured, the ports are not driven, and the host may power the ports by sending a SetPortPower command to each port. After a port is powered, any connect or disconnect event is detected by the hub. Any change in the port state is reported by the hub back to the host through the Status Change Endpoint (endpoint 1). Upon receipt of SetPortReset command from the host, the hub does the following:

- Drive SE0 on the corresponding port
- Put the port in an enabled state
- Enable the green port indicator for that port (if not previously overridden by the host)
- Enable babble detection after the port is enabled.

Babble consists of either non-terminated traffic from a downstream port (or loss of activity), or a non-idle condition on the port after EOF2. If babble is detected on an enabled port, that port is disabled. A ClearPortEnable command from the host also disables the specified port.

Downstream ports can be individually suspended by the host with the SetPortSuspend command. If the hub is not suspended, any resume will be confined to that individual port and reflected to the host through a port change indication in the Hub Status Change Endpoint. If the hub is suspended, a resume on this port will be forwarded to the host, but other resume events will not be seen on that port. The host may resume the port by sending a ClearPortSuspend command.

#### **Upstream Port**

The upstream port includes the transmitter and the receiver state machine. The transmitter and receiver operate in high speed and full speed depending on the current hub configuration.

The transmitter state machine monitors the upstream facing port while the hub repeater has connectivity in the upstream direction. This monitoring activity prevents propagation of erroneous indications in the upstream direction. In particular, this machine prevents babble and disconnect events on the downstream facing ports of this hub from propagating and causing the hub to be disabled or disconnected by the hub to which it is attached. This enables the hub to only disconnect the offensive port on detecting a babble from it.

#### **Power Switching**

TetraHub includes interface signals for external port power switches. Both ganged and individual (for each port) configurations are supported, with individual switching being the default. Initially all ports are non-powered. After enumerating, the host may power each port by sending a SetPortPower command for that port. The power switching and over current detection of downstream ports is managed by control pins connected to an external power switch device. PWR [n]# output pins of the CY7C65640A series are connected to the respective external power switch's port power enable signals. (Note that each port power output pin of the external power switch must be bypassed with an electrolytic or tantalum capacitor as required by the USB specification. These capacitors supply the inrush currents, which occur during downstream device hot-attach events.)



#### **Over current Detection**

Over current detection includes timed detection of 8 ms by default. This parameter is configured from the external EEPROM in a range of 0 ms to 15 ms for both an enabled port and a disabled port individually. Detection of over on downstream ports is managed by control pins connected to an external power switch device.

The OVR[n]# pins of the CY7C65640A series are connected to the respective external power switch's port over current indication (output) signals. Upon detecting an over current condition, the hub device reports the over current condition to the host and disables the PWR# output to the external power device.

#### **Port Indicators**

The USB 2.0 port indicators are also supported directly by TetraHub. According to the specification, each downstream port of the hub supports an optional status indicator. The presence of indicators for downstream facing ports is specified by bit 7 of the wHubCharacteristics field of the hub class descriptor. The default TetraHub descriptor specifies that port indicators are supported (wHubCharacteristics, bit 7 is set). If port indicators are not included in the hub, EEPROM should disable this.

Each port indicator is strategically located directly on the opposite edge of the port which it is associated with. The indicator provides two colors: green and amber. This is implemented as two separate LEDs, one amber and the other

green. A combination of hardware and software control is used to inform the user of the current status of the port or the device attached to the port and to guide the user through problem resolution. Colors and blinking are used to provide information to the user. The significance of the color of the LED depends on the operational mode of the TetraHub. There are two modes of operation for the TetraHub port indicators: automatic and manual.

On power up, the TetraHub defaults to automatic mode, where the color of the port indicator (green, amber, off) indicates the functional status of the TetraHub port. In automatic mode, TetraHub turns on the green LED whenever the port is enabled and the amber LED when it detects an over current condition. The color of the port indicator is set by the port state machine. Blinking of the LEDs is not supported in automatic mode. Table 1 identifies the mapping of color to port state in automatic mode.

In manual mode, the indicators are under the control of the host, which can turn on one of the LEDs, or leave them off. This is done by a system software USB Hub class request. Blinking of the LEDs is supported in manual mode. The port indicators enable the user to intervene on any error detection. For example, when babble is detected on plugging in a defective device, or on occurrence of an over current condition, the port indicators corresponding to the downstream port blink green or only light the amber LED, respectively. Table 2 displays the color definition of the indicators when TetraHub is in manual mode.

#### Table 1. Automatic Port State to Port Indicator Color Mapping

Port	Downstream Facing Hub Port State					
Switching	Powered Off	Disconnected, Disabled, Not Configured, Resetting, Testing	Enabled, Transmit, or TransmitR	Suspended, Resuming, SendEOR, Restart_E/S		
-	Off or amber if due to an over current condition	Off	Green	Off		
Without	-	Off or amber if due to an overcurrent condition	Green	Off		

#### Table 2. Port Indicator Color Definitions in Manual Mode


Color Definition	Port State
Off	Not operational
Amber	Error condition
Green	Fully operational
Blinking Off/Green	Software attention
Blinking Off/Amber	Hardware attention
Blinking Green/Amber	Reserved

Note. Information presented in Table 1 and Table 2 is from Table 15 on page 15, and Table 16 on page 15 respectively.





# **Pin Configuration**





# **Pin Definitions**

#### Table 3. CY7C65640A Pin Assignments

Pin	Name	Туре	Default	Description	
3	VCC	Power	N/A	V <sub>CC</sub> . This signal provides power to the chip.	
7	VCC	Power	N/A	V <sub>CC</sub> . This signal provides power to the chip.	
11	VCC	Power	N/A	V <sub>CC</sub> . This signal provides power to the chip.	
15	VCC	Power	N/A	V <sub>CC</sub> . This signal provides power to the chip.	
19	VCC	Power	N/A	<b>V<sub>CC</sub></b> . This signal provides power to the chip.	
23	VCC	Power	N/A	V <sub>CC</sub> . This signal provides power to the chip.	
27	VCC	Power	N/A	V <sub>CC</sub> . This signal provides power to the chip.	
33	VCC	Power	N/A	V <sub>CC</sub> . This signal provides power to the chip.	
39	VCC	Power	N/A	V <sub>CC</sub> . This signal provides power to the chip.	
45	VCC	Power	N/A	V <sub>CC</sub> . This signal provides power to the chip.	
55	VCC	Power	N/A	V <sub>CC</sub> . This signal provides power to the chip.	
4	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
8	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
12	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
16	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
20	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
24	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
28	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
34	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
40	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
47	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
50	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
56	GND	Power	N/A	GND. Connect to Ground with as short a path as possible.	
21	XIN	Input	N/A	24 MHz Crystal IN or External Clock Input.	
22	XOUT	Output	N/A	24 MHz Crystal OUT.	
46	RESET#	Input	N/A	Active LOW Reset. This pin resets the entire chip. It is normally tied to $V_{CC}$ through a 100K resistor, and to GND through a 0.1 $\mu$ F capacitor. Other than this, no other special power up procedure is required.	
26	BUSPOWER	Input	N/A	<b>VBUS</b> . Connect to the VBUS pin of the upstream connector. This signal indicates to the hub that it is in a powered state, and may enable the D+ pull up resistor to indicate a connection. (The hub does so after the external EEPROM is read, unless it is put into a high speed mode by the upstream hub). The hub cannot be bus powered, and the VBUS signal must not be used as a power source.	
SPI IN	TERFACE				
25	SPI_CS	0	0	SPI Chip Select. Connect to CS pin of the EEPROM.	
48	SPI_SCK	0	0	SPI Clock. Connect to EEPROM SCK pin.	
49	SPI_SD	I/O/Z	Z	<b>SPI Dataline Connect to GND</b> with 15 K $\Omega$ resistor and to the Data I/O pins of the EEPROM.	
UPST	REAM PORT				
17	D-	I/O/Z	Z	Upstream D– Signal.	
18	D+	I/O/Z	Z	Upstream D+ Signal.	



Pin	Name	Туре	Default	Description			
DOWN	DOWNSTREAM PORT 1						
13	DD-[1]	I/O/Z	Z	Downstream D– Signal.			
14	DD+[1]	I/O/Z	Z	Downstream D+ Signal.			
36	AMBER#[1]	0	1	LED. Driver output for amber LED. Port Indicator Support. Active LOW.			
35	GREEN#[1]	0	1	LED. Driver output for green LED. Port Indicator Support. Active LOW.			
30	OVR#[1]	Input	1	Overcurrent Condition Detection Input. Active LOW.			
29	PWR#[1]	O/Z	Z	Power Switch Driver Output. Active LOW.			
DOWN	ISTREAM PORT	2					
9	DD-[2]	I/O/Z	Z	Downstream D– Signal.			
10	DD+[2]	I/O/Z	Z	Downstream D+ Signal.			
38	AMBER#[2]	0	1	LED. Driver output for amber LED. Port Indicator Support. Active LOW.			
37	GREEN#[2]	0	1	LED. Driver output for green LED. Port Indicator Support. Active LOW.			
32	OVR#[2]	Input	1	Overcurrent Condition Detection Input. Active LOW.			
31	PWR#[2]	O/Z	Z	Power Switch Driver Output. Active LOW.			
DOWN	ISTREAM PORT	「 <b>3</b>					
5	DD-[3]	I/O/Z	Z	Downstream D– Signal.			
6	DD+[3]	I/O/Z	Z	Downstream D+ Signal.			
42	AMBER#[3]	0	1	LED. Driver output for Amber LED. Port Indicator Support. Active LOW.			
41	GREEN#[3]	0	1	LED. Driver output for Green LED. Port Indicator Support. Active LOW.			
53	OVR#[3]	Input	1	Overcurrent Condition Detection Input. Active LOW.			
54	PWR#[3]	O/Z	Z	Power Switch Driver Output. Active LOW.			
DOWN	ISTREAM PORT	4					
1	DD-[4]	I/O/Z	Z	Downstream D– Signal.			
2	DD+[4]	I/O/Z	Z	Downstream D+ Signal.			
44	AMBER#[4]	0	1	LED. Driver output for Amber LED. Port Indicator Support. Active LOW.			
43	GREEN#[4]	0	1	LED. Driver output for Green LED. Port Indicator Support. Active LOW.			
51	OVR#[4]	Input	1	Overcurrent Condition Detection Input. Active LOW.			
52	PWR#[4]	O/Z	Z	Power Switch Driver Output. Active LOW.			

#### Table 3. CY7C65640A Pin Assignments (continued)

Unused port DD+/DD- lines can be left floating. The port power, amber, and green LED pins should be left unconnected, and the over current pin should be tied high. The over current pin is an input and it should not be left floating.



# **Default Descriptors**

#### **Device Descriptor**

The standard device descriptor for TetraHub is based on the VID, PID, and DID found in the SPI EEPROM. This VID/PID/DID in the EEPROM overwrites the default VID/PID/DID. If no EEPROM is used, the TetraHub enumerates with the following default descriptor values.

able 4. 16	idie 4. Tetra hud Descriptor values						
Byte	Full Speed	High Speed	Field Name	Description			
0	0x12	0x12	bLength	18 Bytes			
1	0x01	0x01	bDescriptorType	DEVICE_DESCRIPTOR			
2,3	0x0200	0x0200	bcdUSB	USB specification 2.0			
4	0x09	0x09	bDeviceClass	HUB			
5	0x00	0x00	bDeviceSubClass	None			
6	0x00	0x02	bDeviceProtocol	None			
7	0x40	0x40	bMaxPacketSize0	64 bytes			
8,9	0x04B4	0xx04B4	wldVendor	VID (overwritten by what is defined in EEPROM)			
10,11	0x6560	0x6560	wldProduct	PID (overwritten by what is defined in EEPROM)			
12, 13	0x000B	0x000B	wbcdDevice	DID (overwritten by what is defined in EEPROM)			
14	0x00	0x00	iManufacturer	No manufacturer string supported			
15	0x00	0x00	iProduct	No product string supported			
16	0x00	0x00	iSerialNumber	No serial string supported			
17	0x01	0x01	bNumConfigurations	One configuration supported			

### Table 4. Tetra Hub Descriptor Values

#### Table 5. Configuration Descriptor

Byte	Full Speed	High Speed	Field Name	Description
0	0x09	0x09	bLength	9 Bytes
1	0x02	0x02	bDescriptorType	CONFIG_DESCRIPTOR
2	0x0019	0x0029 <sup>[1]</sup>	wTotalLength	Length of all other descriptors
4	0x01	0x01	bNumInterfaces	1
5	0x01	0x01	bConfigurationValue	The configuration to be used
6	0x00	0x00	iConfiguration	
7	0xE0	0xE0	bmAttributes	
8	0x32	0x32 <sup>[2]</sup>	bMaxPower	

Notes

1. This value is reported as 0x19 if the hub is configured in Single-TT mode.

2. This value is configured through the External EEPROM.



#### Table 6. Interface Descriptor

Byte	Full Speed	High Speed	Field Name	Description
0	0x09	0x09	bLength	9 Bytes
1	0x04	0x04	bDescriptorType	INTERFACE_DESCRIPTOR
2	0x00	0x00	bInterfaceNumber	
3	0x00	0x00	bAlternateSetting	
4	0x01	0x01	bNumEndpoints	
5	0x09	0x09	bInterfaceClass	
6	0x00	0x00	bInterfaceSubClass	
7	0x00	0x01	bInterfaceProtocol	
8	0x00	0x00	iInterface	

#### Table 7. Endpoint Descriptor

Byte	Full Speed	High Speed	Field Name	Description
0	0x07	0x07	bLength	7 Bytes
1	0x05	0x05	bDescriptorType	ENDPOINT_DESCRIPTOR
2	0x81	0x81	bEndpointAddress	IN Endpoint #1
3	0x03	0x03	bmAttributes	Interrupt
4,5	0x0001	0x0001	wMaxPacketSize	Maximum packet size
6	0xFF	0x0C	bInterval	Polling rate

#### Table 8. Interface Descriptor <sup>[3]</sup>

Byte	Full Speed	High Speed	Field Name	Description
0	N/A	0x09	bLength	9 Bytes
1	N/A	0x04	bDescriptorType	INTERFACE_DESCRIPTOR
2	N/A	0x00	bInterfaceNumber	Interface descriptor index
3	N/A	0x01	bAlternateSetting	Alternate setting for the interface
4	N/A	0x01	bNumEndpoints	Number of endpoints defined
5	N/A	0x09	bInterfaceClass	Interface class
6	N/A	0x00	bInterfaceSubClass	Interface sub-class
7	N/A	0x02	bInterfaceProtocol	Interface protocol
8	N/A	0x00	bInterface	Interface string index

# Table 9. Endpoint Descriptor <sup>[3]</sup>

Byte	Full Speed	High Speed	Field Name	Description
0	N/A	0x07	bLength	7 Bytes
1	N/A	0x05	bDescriptorType	ENDPOINT_DESCRIPTOR
2	N/A	0x81	bEndpointAddress	IN Endpoint #1
3	N/A	0x03	bmAttributes	Interrupt
4,5	N/A	0x0001	wMaxPacketSize	Maximum packet size
6	N/A	0x0C	bInterval	Polling rate

Note
3. If TetraHub is configured for single-TT only (from the external EEPROM), this descriptor is not present.



#### Table 10. Device Qualifier Descriptor

Byte	Full Speed	High Speed	Field Name	Description
0	0x0A	0x0A	bLength	10 Bytes
1	0x06	0x06	bDescriptorType	DEVICE_QUALIFIER
2,3	0x0200	0x0200	bcdUSB	
4	0x09	0x09	bDeviceClass	
5	0x00	0x00	bDeviceSubClass	
6	0x02	0x00	bDeviceProtocol	
7	0x40	0x40	bMaxPacketSize0	
8	0x01	0x01	bNumConfigurations	
9	0x00	0x00	bReserved	

#### Table 11. Hub Descriptor

Byte	All Speeds	Field Name	Description
0	0x09	bLength	9 Bytes
1	0x29	bDescriptorType	HUB descriptor
2	0x04 <sup>[4]</sup>	bNbrPorts	Number of ports supported
3,4	0x0089 <sup>[4]</sup>	wHubCharacteristics	<ul> <li>b1, b0: Logical Power Switching Mode</li> <li>00: Ganged power switching (all ports' power at once)</li> <li>01: Individual port power switching (Default in TetraHub)</li> <li>b2: Identifies a Compound Device,</li> <li>0: Hub is not part of a compound device (Default in TetraHub),</li> <li>1: Hub is part of a compound device.</li> <li>b4, b3: Overcurrent protection mode</li> <li>00: Global overcurrent protection. The hub reports overcurrent as a summation of all ports current draw, without a breakdown of individual port overcurrent status.</li> <li>01: Individual port overcurrent protection. The hub reports overcurrent on a per-port basis. Each port has an overcurrent status (Default in TetraHub).</li> <li>1X: No overcurrent protection. This option is enabled only for buspowered hubs that do not implement overcurrent protection.</li> <li>b6, b5: TT Think Time</li> <li>00: TT requires at most 8 FS bit times of inter transaction gap on a full/low speed downstream bus (Default in TetraHub).</li> <li>01: TT requires at most 24 FS bit times.</li> <li>10: TT requires at most 32 FS bit times.</li> <li>b7: Port indicators supported,</li> <li>b7: Port indicators are not supported on its downstream facing ports and the PORT_INDICATOR request has no effect.</li> <li>b7: Dort inDiCATOR request controls the indicators.</li> <li>b15b8: Reserved</li> </ul>
5	0x32 <sup>[4]</sup>	bPwrOn2PwrGood	Time from when the port is powered to when the power is good on that port
6	0x64 <sup>[4]</sup>	bHubContrCurrent	Maximum current requirement for the hub controller
7	0x00 <sup>[4]</sup>	bDeviceRemovable	Indicates if the port has a removable device attached
8	0xFF <sup>[4]</sup>	bPortPwrCtrlMask	Required for compatibility with software written for 1.0 compliant devices

Note 4. This value is configured through the External EEPROM.



# **Configuration Options**

Systems using TetraHub must have an external EEPROM for the device to have a unique VID, PID, and DID. The TetraHub can talk to SPI EEPROM that are double byte addressable only. TetraHub uses the command format from the '040 parts. The TetraHub cannot talk to '080 EEPROM parts, as the read command format used for talking to '080 is not the same as '040. The '010s and '020s uses the same command format as used to interface with the '040 and hence these can also be used to interface with the TetraHub.

#### Default – 0xD0 Load

When used in default mode, only a unique VID, PID, and DID must be present in the external SPI EEPROM. The contents of the EEPROM must contain this information in the following format:

Byte	Value
0	0xD0
1	VID (LSB)
2	VID (MSB)
3	PID (LSB)
4	PID (MSB)
5	DID (LSB)
6	DID (MSB)

#### Configured – 0xD2 Load

Byte	Value (MSB->LSB)
0	0xD2
1	VID (LSB)
2	VID (MSB)
3	PID (LSB)
4	PID (MSB)
5	DID (LSB)
6	DID (MSB)
7	EnableOverCurrentTimer[3:0], DisableOvercurrent- Timer[3:0]
8	ActivePorts[3:0], RemovablePorts[3:0]
9	MaxPower
10	HubControllerPower
11	PowerOnTimer
12	IllegalHubDescriptor, Unused, FullspeedOnly, NoPortIndicators, Reserved, GangPowered, SingleTTOnly, NoEOPatEOF1

#### Byte 0: 0xD2

Needs to be programmed with 0xD2

#### Byte 1: VID (LSB)

Least Significant Byte of Vendor ID

#### Byte 2: VID (MSB)

Most Significant Byte of Vendor ID

#### Byte 3: PID (LSB)

Least Significant Byte of Product ID

# Byte 4: PID (MSB)]

Most Significant Byte of Product ID

#### Byte 5: DID (LSB)

Least Significant Byte of Device ID

#### Byte 6: DID (MSB)]

Most Significant Byte of Device ID

#### Byte 7: EnableOvercurrentTimer[3:0], DisabledOvercurrent-Timer[3:0]

Count time in ms for filtering over current detection. Bits 7–4 are for an enabled port, and bits 3–0 are for a disabled port. Both range from 0 ms to 15 ms. See Port Indicators on page 5. Default: 8 ms = 0x88.

#### Byte 8: ActivePorts[3:0], RemovablePorts[3:0]

Bits 7–4 are the ActivePorts[3:0] bits that indicates if the corresponding port is usable. For example, a two-port hub that uses ports 1 and 4 sets this field to 0x09. The total number of ports reported in the hub descriptor: bNbrPorts field is calculated from this. Bits 3–0 are the RemovablePorts[3:0] bits that indicates whether the corresponding port is removable (set to HIGH). This bit's values are recorded appropriately in the HubDescriptor:DeviceRemovable field. Default: 0xFF.

#### Byte 9: MaximumPower

This value is reported in the ConfigurationDescriptor:bMaxPower field and is the current in 2 mA intervals that is required from the upstream hub. Default: 0x32 = 100 mA

#### Byte 10: HubControllerPower

This value is reported in the HubDescriptor:bHubContrCurrent field and is the current in milliamperes required by the hub controller. Default: 0x64 = 100 mA.

#### Byte 11: PowerOnTimer

This value is reported in the HubDescriptor:bPwrOn2PwrGood field and is the time in 2 ms intervals from the SetPortPower command until the power on the corresponding downstream port is good. Default: 0x32 = 100 ms.



# Byte 12: IllegalHubDescriptor, Unused, FullspeedOnly, NoPortIndicators, Reserved, GangPowered, SingleTTOnly, NoEOPatEOF1

Bit 7: IllegalHubDescriptor: For GetHubDescriptor request, some USB hosts use a DescriptorTypeof 0x00 instead of HUB\_DESCRIPTOR, 0x29. According to the USB 2.0 standard, a hub must treat this as a Request Error, and stall the transaction accordingly (USB 2.0, 11.24.2.5). For systems that do not accept this, the IllegalHubDescriptor configuration bit may be set to enable TetraHub to accept a DescriptorType of 0x00 for this command. Default is 0, recommended setting is 1.

Bit 6: Unused: This bit is an unused, 'don't care' bit and can be set to anything.

Bit 5: Fullspeed: Only configures the hub to be a full speed only device. Default set to 0.

Bit 4: NoPortIndicators: Turns off the port indicators and does not report them as present in the HubDescriptor, wHubCharacteristics b7 field. Default set to 0.

Bit 3: Reserved: This bit is reserved and should not be set to 1. Must be set to 0.

Bit 2: GangPowered: Indicates whether the port power switching is ganged (set to 1) or per-port (set to 0). This is reported in the HubDescriptor, wHubCharacteristics field, b4, b3, b1, and b0. Default set to 0.

Bit 1: SingleTTOnly: Indicates that the hub should only support single transaction translator mode. This changes various descriptor values. Default set to 0.

Bit 0: NoEOPatEOF1 turns off the EOP generation at EOF1 in full speed mode. Note that several USB 1.1 hosts cannot handle EOPatEOF1 properly. Cypress recommends that this option be turned off for general purpose hubs. Default is 0, recommended setting is 1.

### Supported USB Requests

#### **Device Class Commands**

#### Table 12. Device Class Requests

Request bmRequestType bRequest wValue windex Data wLength GetDeviceStatus 1000000B 0x00 0x0000 0x0000 0x0002 2 Byte Device Status 0x0000 GetInterfaceStatus 10000001B 0x00 0x0000 0x0002 2 Byte Endpoint Status GetEndpointStatus 10000010B 0x00 0x0000 0x0000 0x0002 2 Byte Endpoint Status 1000000B 0x06 0x0001 GetDeviceDescriptor Zero or Descriptor Descriptor Language ID Length GetConfigDescriptor 1000000B 0x06 0x0002 Zero or Descriptor Descriptor Language ID Length 1000000B 0x0006 GetDeviceQualifierDe-0x06 Zero or Descriptor Descriptor scriptor Language ID Length GetOtherSpeedConfigura-1000000B 0x06 0x0007 Descriptor Zero or Descriptor tionDescriptor Language ID Length GetConfiguration<sup>[5]</sup> 1000000B 0x08 0x0000 0x0001 0x0000 Configuration value SetCongfiguration<sup>[5]</sup> 0000000B 0x09 Configuration 0x0000 0x0000 None Value 1000001B 0x0000 0x0000 0x0001 GetInterface 0xA Interface Number 0000001B 0x0B 0x0000 SetInterface Alternate Setting Interface None Number 0000000B 0x05 0x0000 SetAddress **Device Address** 0x0000 None SetDeviceRemoteWakeup 0000000B 0x03 0x01 0x0000 0x0000 None 0000000B 0x03 0x02 0x0000 None SetDeviceTest J 0x0100 SetDeviceTest K 0000000B 0x03 0x02 0x0200 0x0000 None 0000000B 0x02 0x0300 0x0000 SetDeviceTest SE0 NAK 0x03 None 0000000B 0x0000 SetDeviceTest Packet 0x03 0x02 0x0400 None 0000000B 0x0000 0x0000 SetEndpointHalt 0x03 0x00 None 0000000B ClearDeviceRe-0x01 0x01 0x0000 0x0000 None moteWakeup 0000000B 0x0000 ClearEndpointHalt 0x01 0x00 0x0000 None

#### Note

5. Only one configuration is supported in TetraHub.



#### **Hub Class Commands**

#### Table 13. Hub Class Requests

Request	bmRequestType	bRequest	wValue	windex	wLength	Data
GetHubStatus	10100000B	0x00	0x0000	0x0000	0x0004	Hub Status (See Table 11-19 of Spec) Change Status (See Table 11-20 of Spec)
GetPortStatus	10100011B	0x00	0x0000	Byte 0: 0x00 Byte 1: Port	0x0004	Port Status (See Table 11-21 of Spec) Change Status (See Table 11-20 of Spec)
ClearHubFeature	00100000B	0x01	Feature Selectors <sup>[6]</sup> 0 or 1	0x0000	0x0000	None
ClearPortFeature	00100011B	0x01	Feature Selectors <sup>[6]</sup> 1, 2, 8, 16, 17, 18, 19, or 20	Byte 0: 0x00 Byte 1: Port	0x0000	None
ClearPortFeature	00100011B	0x01	Feature Selectors <sup>[6]</sup> 22 (PORT_INDICATOR)	Byte 0: Selectors <sup>[7]</sup> 0, 1, 2, or 3 Byte 1: Port	0x0000	None
SetHubFeature	00100000B	0x03	Feature Selector <sup>[6]</sup>	0x0000	0x0000	TetraHub STALLs this request
SetPortFeature	00100011B	0x03	Feature Selectors <sup>[6]</sup> 2, 4 or 8	Port	0x0000	None
SetPortFeature	00100011B	0x03	Feature Selector <sup>[6]</sup> 21 (PORT_TEST)	Byte 0: Selectors <sup>[8]</sup> 1,2, 3, 4 or 5 Byte 1: Port	0x0000	None
SetPortFeature	00100011B	0x03	Feature Selector <sup>[6]</sup> 22 (PORT_INDICATOR)	Byte 0: Selectors <sup>[7]</sup> 0, 1, 2, or 3 Byte 1: Port	0x0000	None
GetHubDescriptor	10100000B	0x06	Descriptor Type and Descriptor Index		Hub Descriptor Length	
ClearTTBuffer	00100011B	0x08	Dev_Addr, EP_Num	TT_Port	0x0000	None
ResetTT	00100000B	0x09	0x0000	Byte 0: 0x00 Byte 1: Port	0x0000	None
GetTTState	10100011B	0X0A	TT_Flags	Byte 0: 0x00 Byte 1: Port	TT State Length	TT State
StopTT	00100011B	0x0B	0x0000	Byte 0: 0x00 Byte 1: Port	0x0000	None

Notes

- Feature selector values for different features are presented in Table 14.
   Selector values for different features are presented in Table 16.
   Selector values for different features are presented in Table 15.





#### Table 14. Hub Class Feature Selector

Feature Selector	Recipient	Value
C_HUB_LOCAL_POWER	Hub	0
C_HUB_OVER_CURRENT	Hub	1
PORT_CONNECTION	Port	0
PORT_ENABLE	Port	1
PORT_SUSPEND	Port	2
PORT_RESET	Port	4
PORT_POWER	Port	8
PORT_LOW_SPEED	Port	9
C_PORT_CONNECTION	Port	16
C_PORT_ENABLE	Port	17
C_PORT_SUSPEND	Port	18
C_PORT_OVER_CURRENT	Port	19
C_PORT_RESET	Port	20
PORT_TEST	Port	21
PORT_INDICATOR	Port	22

# Table 15. Test Mode Selector for Feature Selector PORT\_TEST (0x21)

PORT_TEST Mode Description	Selector Value
Test_J	1
Test_K	2
Test_SE0_NAK	3
Test_Packet	4
Test_Force_Enable	5


# Table 16. Port Indicator Selector for Feature Selector PORT\_INDICATOR (0x22)

Port Indicator Color	Selector Value	Port Indicator Mode
Color Set Automatically as shown in Table 1	0	Automatic Mode
Amber	1	Manual Mode
Green	2	Manual Mode
Off	3	Manual Mode



# **Upstream USB Connection**


The following is a schematic of the USB upstream connector.



# **Downstream USB Connections**

The following is a schematic of the USB downstream connector.


#### Figure 3. USB Downstream Port Connection



# **LED Connections**


The following is a schematic of the LED circuitry.

#### Figure 4. USB Downstream Port Connection





# Sample Schematic





# **Maximum Ratings**

Storage Temperature65 °C to +150 °C
Ambient Temperature with Power Applied0 °C to +70 °C
Supply Voltage to Ground Potential0.5 V to +4.0 V
DC Voltage Applied to Outputs in High Z State
Power Dissipation (4 HS ports)1.6 W
Static Discharge Voltage> 2000 V
Maximum Output Sink Current per I/O 10 mA

# **Operating Conditions**

T <sub>A</sub> (Ambient Temperature Under Bias)	0 °C to +70 °C
Supply Voltage	+3.15 V to +3.45 V
Ground Voltage	0 V
FOSC (Oscillator or Crystal Frequency) parallel resonant, fundamental mode, 27 pF load capacitance, 0.5 mW	24 MHz ± 0.05%,

# **DC Electrical Characteristics**

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage		3.15	3.3	3.45	V
V <sub>IH</sub>	Input High Voltage		2	-	5.25	V
V <sub>IL</sub>	Input Low Voltage		-0.5	-	0.8	V
l	Input Leakage Current	$0 < V_{IN} < V_{CC}$	-	-	±10	μA
V <sub>OH</sub>	Output Voltage High	I <sub>OUT</sub> = 4 mA	2.4	-	-	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = –4 mA	-	-	0.4	V
I <sub>OH</sub>	Output Current High		-	-	4	mA
I <sub>OL</sub>	Output Current Low		-	-	4	mA
C <sub>IN</sub>	Input Pin Capacitance		-	-	10	pF
I <sub>SUSP</sub>	Suspend Current		-	100	-	μA
I <sub>CC</sub>	Supply Current		1			
	4 Active ports	Full speed Host, Full speed Devices	-	255	-	mA
		High speed Host, High speed Devices	-	460	-	mA
		High speed Host, Full speed Devices	-	395	-	mA
	2 Active Ports	Full speed Host, Full speed Devices	-	255	-	mA
		High speed Host, High speed Devices	-	415	-	mA
		High speed Host, Full speed Devices	-	380	-	mA
	No Active Ports	Full speed Host	-	255	-	mA
		High speed Host	-	370	-	mA
USB Trans	ceiver		•			
Z <sub>HSDRV</sub>	Driver Output Resistance		41	45	49	Ω
l <sub>i</sub>	Input Leakage Current		-	±0.1	±5	μA
I <sub>OZ</sub>	Three-state Output OFF-State Current		-	-	±10	μA
V <sub>HSRS</sub>	High speed Receiver Sensitivity Level		210	-	-	mV
T <sub>rfi</sub>	Full speed Frame Jitter		-	_	133	ns
Thermal Res	sistance	·	•			•
T <sub>JA</sub>	Theta Thermal Coefficient Junction to Ambient	E-Pad configuration in section at zero airflow	23.27	_	_	°C/W




# **AC Electrical Characteristics**

Both the upstream USB transceiver and all four downstream transceivers have passed the USB-IF USB 2.0 Electrical Certification Testing.

#### Table 17. Serial Peripheral Interface

Parameter	Description	Conditions	Min	Тур	Мах	Unit
	Clock Rise/Fall Time		-	-	500	ns
	Clock Frequency		-	-	250	kHz
	Data Setup Time		50	-	-	ns
	Hold Time		100	—	-	ns
	Reset period		1.9	-	-	ms




#### Figure 6. Eye Diagram



# **Ordering Information**

Ordering Code	Package Type
CY7C65640A-LTXC	56-pin QFN Sawn type Pb-free Package
CY7C65640A-LTXCT	56-pin QFN Sawn type Pb-free Package


#### **Ordering Code Definitions**





# Package Diagrams


The TetraHub is available in a space-saving 56-pin QFN (8 × 8 mm)




#### Figure 8. 56-pin Sawn QFN (8 × 8 × 1.0 mm)



SIDE VIEW







**Note**. The bottom metal pad size varies by product due to die size variable. If metal pad design or dimension are critical with your board designs, contact a Cypress Sales office to get the specific outline option.

# Quad Flat Package No Leads (QFN) Package Design Notes

The QFN (Quad Flatpack No Leads), being a lead free package, the electrical contact of the part to the printed circuit board (PCB) is made by soldering the lands on the bottom surface of the package to the PCB. Hence special attention is required for the heat transfer area below the package to provide a good thermal bond to the circuit board. A Copper (Cu) fill should be designed into the PCB as a thermal pad under the package. Heat is transferred from the TetraHub through the device's metal paddle on the bottom side of the package. Heat from here is conducted to the PCB at the thermal pad. It is then conducted from the thermal pad to the PCB inner ground plane by a 5 × 5 array of via. A via is a plated through-hole in the PCB with a finished diameter of 13 mil. The QFN's metal die paddle must be soldered to the PCB's thermal pad. Solder mask is placed on the board top side over each via to resist solder flow into the via. The mask on the top side also minimizes outgassing during the solder reflow process.

Follow the layout guidelines provided in the PCB layout files accompanied with the CY4602 TetraHub Reference Design Kit. The information in this section was derived from the original application note by the package vendor. For further information on this package design, refer to the application note on Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Technology. You can find this on Amkor's website at this URL: http://www.amkor.com/products/notes\_papers/MLF\_AppNote.

This application note provides detailed information on board mounting guidelines, soldering flow, rework process, and so on.

Figure 9 displays a cross-sectional area underneath the package. The cross section is of only one via. The solder paste template needs to be designed to enable at least 50 percent solder coverage. The thickness of the solder paste template should be 5 mil. It is recommended that 'No Clean', type 3 solder paste is used for mounting the part. Nitrogen purge is recommended during reflow.








Figure 10 is a plot of the solder mask pattern and Figure 11 displays an X-Ray image of the assembly (darker areas indicate solder)

Figure 10. Plot of the Solder Mask (White Area)



#### Figure 11. X-Ray Image of the Assembly





### Errata

This section describes the errata for the Tetrahub/CY7C65640A device. Details include errata trigger conditions, available workarounds, and silicon revision applicability. Contact your local Cypress Sales Representative if you have further questions.

#### Part Numbers Affected

Part Number	Device Characteristics
CY7C65640A	All Packages

#### Markings

Markings for the CY7C65640A consist of:

CY7C65640A-LFXC

YYWW R

Where YYWW is the date code consisting of YY for a two digit year (that is, 2004 is 04) and WW for a work week number within the year (range is 01 to 52). The chip's revision letter is represented by the R in the above format.

#### CY7C65640A Qualification Status

In Production

#### CY7C65640A Errata Summary

The following table defines the errata applicable to available CY7C65640A family devices. An "X" indicates that the errata pertains to the selected device.

Note Errata titles are hyperlinked. Click on table entry to jump to description.

Items	CY7C65640A	Rev Letter	Fix Status
1. Compliance Testing Setup	Х	E	Use workaround.
2. D- Driven High on Power Cycling the Hub	Х	E	Use workaround.
3. Inter-Packet Delay Timing between LS and FS packet	Х	E	Use workaround.

#### 1. Compliance Testing Setup

#### PROBLEM DEFINITION

If downstream ports are not defined contiguously from Port 1 to Port n, the current USB-IF test tool is unable to put TetraHub into high-speed disconnect test mode.

#### PARAMETERS AFFECTED

N/A.

#### TRIGGER CONDITION

Non contiguous port numbering. For example, physical ports 1, 3, and 4 are used instead of physical ports 1, 2, and 3.

SCOPE OF IMPACT

The high-speed test patterns cannot be enabled on given ports.

WORKAROUND

Use contiguous port numbering from port 1 to port n.

FIX STATUS

Use workaround.



#### 2. D- Driven High on Power Cycling the Hub

#### PROBLEM DEFINITION

When power is cycled on a TetraHub that is already connected to the host and powered (the BUSPOWER pin is in a high state) and configured to operate in high-speed mode (high-speed chirp is not disabled via EEPROM configuration), then TetraHub drives D- high for about 4.5 ms at the same time that the pull-up resistor on D+ is enabled, resulting in an SE1 state on the bus during this interval. This SE1 state has been observed to cause the part to not complete enumeration on some full-speed hosts.

#### PARAMETERS AFFECTED

N/A

#### TRIGGER CONDITION(S)

- TetraHub is configured to operate in high-speed mode (high-speed chirp is not disabled via EEPROM configuration. 1.
- TetraHub is connected to the host and powered (BUSPOWER pin is in a high state) 2
- 3. Power is cycled on TetraHub.

#### SCOPE OF IMPACT

Some full-speed hosts fail to recognize the TetraHub "attach" event and the TetraHub will not enumerate.

#### WORKAROUND

Disconnecting and reconnecting the TetraHub after a power cycle event results in the successful enumeration of the TetraHub

#### FIX STATUS

Use workaround.

#### 3. Inter-Packet Delay Timing Between LS and FS Packet

#### PROBLEM DEFINITION

A bus contention situation can occur between TetraHub and a Cypress M8- based full-speed hub, when a full- speed hub (which uses Cypress' M8 based full-speed hub silicon) is plugged into TetraHub and both low-speed and full-speed devices are plugged into the downstream ports of the full-speed Cypress hub. This bus contention causes the Cypress full-speed hub repeater to enter an invalid state, affecting communication to a full-speed device downstream of the full-speed hub.

#### PARAMETERS AFFECTED

N/A

- TRIGGER CONDITION(S)
  - 1. TetraHub is connected to a high-speed host and configured to operate in high-speed mode
  - A Cypress M8-based full-speed hub is connected to TetraHub. 2
  - 3 Low and full-speed devices are connected to Cypress M8-based full-speed hub (P/N CY7C650xx, CY7C651xx, CY7C660xx, and CY7C661xx).
  - Full-speed traffic immediately follows low-speed traffic.

#### SCOPE OF IMPACT

This issue has only been observed with full-speed hubs based on Cypress' M8 based full-speed parts. When the trigger conditions exist and traffic is actively flowing to/from the attached devices, the full-speed device will no longer operate and may drop off the bus. Note that the problem has not been observed with any other full-speed hub.

WORKAROUND

Avoid using a full-speed hub based on an old Cypress M8 based hub part directly downstream of the TetraHub.

#### FIX STATUS

Use workaround.



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	113506	BHA	04/25/2002	New data sheet (Preliminary)
*A	116812	MON	08/15/2002	Supply voltage range changed from 3.3V–3.6V to 3.15V–3.45 Added EPROM types that can be used with HX2 (p. 14) Added description of bit 7 of Byte 12 (Illegal Hub Descriptor) D2 Load (p. 15 Added high speed sensitivity level of receiver (p. 20) Added QFN package design notes (section 16.1)
*B	118518	MON	10/31/2002	Changed status from Preliminary to Final. Fixed the Spec field in the Default Device Descriptor section 7.1 Fixed Interface Protocol field of the interface descriptor, section 7.3 Fixed Device Protocol field of the interface descriptor, section 7.7 Modified table 9-2, section 9.2 Added table 9-4, 9-5, section 9.2 Added table 4-1, 4-2, section 4.8 Added information on bits in wHubCharacterestics, section 7.8 Modified figure 16-1 in QFN package design notes, section 16.1 Included the eye diagram, section 14.4.2
*C	121793	MON	12/09/2002	Fixed the SPI clock Frequency to 250 KHz, section 14.4.1 Added information on the configuration of unused port pins, section 6.0 Added statement that no special power up procedure is required, section 6.0
*D	125275	MON	04/02/2003	Changed the name of Bit 3 of Byte 12 of EEPROM for a 0xD2 load (section 8.2) from <i>BusPowered</i> to <i>Reserved</i> . Removed all indication to the misconception that the hub can support bus power. Added information as to which nibble of byte 8 in the EEPROM defines the active ports and which nibble defines the removable ports, section 8.2. Added further information on the BUSPOWER pin (pin 26) functionality in section 6.0.
*E	234272	MON	07/13/2004	Updated Configuration Options: Updated Configured – 0xD2 Load: Updated description (Replaced " <i>CompoundDevice</i> " with " <i>Unused</i> " in the name of Bit 6 of Byte 12. Updated Ordering Information: Updated part numbers.
*F	285171	KKU	11/02/2004	Updated Document Title to read as "CY7C65640A TetraHub™ High-Speed USB Hub Controller". Replaced CY7C65640 with CY7C65640A in all instances across the document. Updated to new template.
*G	308296	KKU	01/14/2005	Updated Features: Removed "Compound Device". Updated Default Descriptors: Updated Device Descriptor: Updated Table 4: Replaced "0x0007" with "0x000B" in "Full Speed" and "High Speed" columns corresponding to Byte 12, 13. Updated AC Electrical Characteristics: Updated Table 17: Added "Reset Period" and its details.
*H	390258	KKU	08/03/2005	Updated DC Electrical Characteristics: Added "Thermal Resistance" related information.



# Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*	522224	TEH	11/15/2006	Updated Pin Definitions: Fixed typo in "Name" column (Replaced [3] with [4] under "DOWNSTREAM PORT 4"). Updated Package Diagrams: spec 51-85144 – Changed revision from *D to *F. Updated to new template.
*J	2657415	DPT / PYRS	02/10/2009	Updated Ordering Information: Updated part numbers. Updated Package Diagrams: spec 51-85144 – Changed revision from *F to *G. Added 51-85187 Rev. *C.
*K	2742387	DPT	07/22/2009	Updated Package Diagrams: spec 51-85187 – Changed revision from *C to *D.
*L	2766203	DPT	09/18/2009	Updated Package Diagrams: No change in revision. spec 51-85187 (Updated for better quality).
*M	2825358	RSKV / PYRS	12/10/2009	Added Contents. Updated Ordering Information: No change in part numbers. Added "Pb-free Package" for Sawn parts in "Package Type" column.
*N	3149016	ODC	01/20/2011	Updated Operating Conditions: Updated details corresponding to "FOSC (Oscillator or Crystal Frequency)". Updated Ordering Information: Updated part numbers. Added Ordering Code Definitions. Updated to new template.
*0	3404993	AASI	10/13/2011	Added watermark "Not recommended for new designs" across the document. Moved tetrahub (CY7C65640A) to NRND.
*P	4566232	PRJI	11/10/2014	Updated Package Diagrams: spec 51-85187 – Changed revision from *E to *F. Updated to new template. Completing Sunset Review.
*Q	5686754	PRVE	04/06/2017	Updated Package Diagrams: spec 51-85144 – Changed revision from *I to *J. spec 51-85187 – Changed revision from *F to *G. Added Errata. Updated to new template.
*R	5971613	HBM	11/20/2017	Updated Ordering Information: Updated part numbers. Completing Sunset Review.



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

# **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2002-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or systems, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-08019 Rev. \*R