4 kb SPI Serial EEPROM

Description

The CAT64LC40 is a 4 kb Serial EEPROM which is configured as 256 registers by 16 bits. Each register can be written (or read) serially by using the DI (or DO) pin. The CAT64LC40 is manufactured using ON Semiconductor's advanced CMOS EEPROM floating gate technology. It is designed to endure 1,000,000 program/erase cycles and has a data retention of 100 years. The device is available in 8-pin DIP, SOIC and TSSOP packages.

Features

- SPI Bus Compatible
- Low Power CMOS Technology
- 2.5 V to 6.0 V Operation
- Self-Timed Write Cycle with Auto-Clear
- Hardware Reset Pin
- Hardware and Software Write Protection
- Commercial, Industrial and Automotive Temperature Ranges
- Power-up Inadvertent Write Protection
- RDY/BSY Pin for End-of-Write Indication
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- This Device is Pb–Free, Halogen Free/BFR Free and RoHS Compliant*




Figure 1. Block Diagram

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®

http://onsemi.com



PDIP-8
P, L SUFFIX
CASE 646AA



SOIC-8 J, W, S, V SUFFIX CASE 751BD



TSSOP-8 U, Y SUFFIX CASE 948AL

PIN FUNCTION

Pin Name	Function		
CS	Chip Select		
SK	Clock Input		
DI	Serial Data Input		
DO	Serial Data Output		
V _{CC}	+2.5 V to +6.0 V Power Supply		
GND	Ground		
RESET	Reset		
RDY/BUSY	Ready/BUSY Status		

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

PIN CONNECTIONS




Table 1. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Unit
Temperature Under Bias	-55 to +125	°C
Storage Temperature	-65 to +150	°C
Voltage on any Pin with Respect to Ground (Note 1)	-2.0 to +V _{CC} +2.0	V
V _{CC} with Respect to Ground	-2.0 to +7.0	V
Package Power Dissipation Capability (T _A = 25°C)	1.0	W
Lead Soldering Temperature (10 secs)	300	°C
Output Short Circuit Current (Note 2)	100	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 2. RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
N _{END} (Note 3)	Endurance	1,000,000		Cycles/Byte
T _{DR} (Note 3)	Data Retention	100		Years
V _{ZAP} (Note 3)	ESD Susceptibility	2000		V
I _{LTH} (Notes 3 and 4)	Latch-Up	100		mA

This parameter is tested initially and after a design or process change that affects the parameter.

Table 3. CAPACITANCE ($T_A = 25$ °C, f = 1.0 MHz, $V_{CC} = 6.0$ V)

Symbol	Test	Conditions	Max	Units
C _{I/O} (Note 5)	Input/Output Capacitance (DO, RDY/BSY)	V _{I/O} = 0 V	8	pF
C _{IN} (Note 5)	Input Capacitance (CS, SK, DI, RESET)	$V_{IN} = 0 V$	6	pF

^{5.} This parameter is tested initially and after a design or process change that affects the parameter.

The minimum DC input voltage is -0.5 V. During transitions, inputs may undershoot to -2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is $V_{\rm CC}$ + 0.5 V, which may overshoot to $V_{\rm CC}$ + 2.0 V for periods of less than 20 ns. 2. Output shorted for no more than one second. No more than one output shorted at a time.

Latch-up protection is provided for stresses up to 100 mA on address and data pins from −1 V to V_{CC} +1 V.

Table 4. D.C. OPERATING CHARACTERISTICS (V_{CC} = +2.5 V to +6.0 V, unless otherwise specified.)

					Limits		
Symbol	Parameter		Test Conditions	Min	Тур	Max	Units
I _{CC}	Operating Current	2.5 V	f _{SK} = 250 kHz			0.4	mA
	EWEN, EWDS, READ	6.0 V	f _{SK} = 1 MHz			1	mA
I _{CCP}	Program Current	2.5 V				2	mA
		6.0 V				3	mA
I _{SB} (Note 6)	Standby Current	•	$V_{IN} = GND \text{ or } V_{CC}$ $\overline{CS} = V_{CC}$			3	μΑ
l _{Ll}	Input Leakage Current		V _{IN} = GND to V _{CC}			2	μΑ
I _{LO}	Output Leakage Current		V _{OUT} = GND to V _{CC}			10	μΑ
V _{IL}	Low Level Input Voltage, DI			-0.1		V _{CC} x 0.3	V
V _{IH}	High Level Input Voltage, DI			V _{CC} x 0.7		V _{CC} + 0.5	V
V _{IL}	Low Level Input Voltage, CS, Sk	K, RESET		-0.1		V _{CC} x 0.2	V
V _{IH}	High Level Input Voltage, CS, Sk	K, RESET		V _{CC} x 0.8		V _{CC} + 0.5	V
V _{OH} (Note 6)	High Level Output Voltage	2.5 V	I _{OH} = -10 μA	V _{CC} - 0.3			V
		6.0 V	I _{OH} = -10 μA	V _{CC} - 0.3			V
			I _{OH} = -400 μA	2.4			V
V _{OL} (Note 6)	Low Level Output Voltage	2.5 V	I _{OL} = 10 μA			0.4	V
		6.0 V	I _{OL} = 2.1 mA			0.4	V

^{6.} V_{OH} and V_{OL} spec applies to READY/ \overline{BUSY} pin also.

Table 5. A.C. OPERATING CHARACTERISTICS (V_{CC} = +2.5 V to +6.0 V, unless otherwise specified.)

	Parameter			Limits	_imits	
Symbol			Min	Тур	Max	Units
t _{CSS}	CS Setup Time		100			ns
t _{CSH}	CS Hold Time		100			ns
t _{DIS}	DI Setup Time		200			ns
t _{DIH}	DI Hold Time		200			ns
t _{PD1}	Output Delay to 1				300	ns
t _{PD0}	Output Delay to 0				300	ns
t _{HZ} (Note 7)	Output Delay to High Impedance				500	ns
t _{CSMIN}	Minimum CS High Time		250			ns
tskHI	Minimum SK High Time	2.5 V	1000			ns
		4.5 V – 6.0 V	400			
t _{SKLOW}	Minimum SK Low Time	2.5 V	1000			ns
		4.5 V – 6.0 V	400			
t _{SV}	Output Delay to Status Valid				500	ns
f _{SK}	Maximum Clock Frequency	2.5 V	250			kHz
		4.5 V – 6.0 V	1000			
t _{RESS}	Reset to CS Setup Time		0			ns
t _{RESMIN}	Minimum RESET High Time		250			ns
t _{RESH}	RESET to READY Hold Time		0			ns
t _{RC}	Write Recovery		100			ns

^{7.} This parameter is sampled but not 100% tested.

Table 6. POWER-UP TIMING (Notes 8 and 9)

Symbol	Symbol Parameter		Max	Units
t _{PUR}	Power-Up to Read Operation		10	μs
t _{PUW}	Power-Up to Program Operation		1	ms

^{8.} This parameter is tested initially and after a design or process change that affects the parameter.

Table 7. WRITE CYCLE LIMITS

Symbol	Parameter		Min	Max	Units
t _{WR}	Program Cycle Time	2.5 V		10	ms
		4.5 V – 6.0 V		5	

Table 8. INSTRUCTION SET

Instruction	Opcode	Address	Data
Read	10101000	A7 A6 A5 A4 A3 A2 A1 A0	D15 – D0
Write	10100100	A7 A6 A5 A4 A3 A2 A1 A0	D15 – D0
Write Enable	10100011	xxxxxxx	
Write Disable	10100000	xxxxxxx	
[Write All Locations] (Note 10)	10100001	XXXXXXX	D15 – D0

^{10. (}Write All Locations) is a test mode operation and is therefore not included in the AC/DC Operations specifications.




Figure 2. AC Testing Input/Output Waveform (Notes 11, 12 and 13) ($C_L = 100 \text{ pF}$)

- 11. Input Rise and Fall Times (10% to 90%) < 10 ns.
- 12. Input Pulse Levels = $V_{CC} \times 0.2$ and $V_{CC} \times 0.8$. 13. Input and Output Timing Reference = $V_{CC} \times 0.3$ and $V_{CC} \times 0.7$.

^{9.} tpuR and tpuW are the delays required from the time V_{CC} is stable until the specified operation can be initiated.

Device Operation

The CAT64LC40 is a 4 kb nonvolatile memory intended for use with all standard controllers. The CAT64LC40 is organized in a 256 x 16 format. All instructions are based on an 8-bit format. There are four 16-bit instructions: READ, WRITE, EWEN, and EWDS. The CAT64LC40 operates on a single power supply ranging from 2.5 V to 6.0 V and it has an on-chip voltage generator to provide the high voltage needed during a programming operation. Instructions, addresses and data to be written are clocked into the DI pin

on the rising edge of the SK clock. The DO pin is normally in a high impedance state except when outputting data in a READ operation or outputting RDY/BSY status when polled during a WRITE operation.

The format for all instructions sent to this device includes a 4-bit start sequence, 1010, a 4-bit op code and an 8-bit address field or dummy bits. For a WRITE operation, a 16-bit data field is also required following the 8-bit address field.




Figure 3. Synchronous Data Timing




Figure 4. Read Instruction Timing

^{*}Please check the instruction set table for address

The CAT64LC40 requires an active LOW \overline{CS} in order to be selected. Each instruction must be preceded by a HIGH-to-LOW transition of \overline{CS} before the input of the 4-bit start sequence. Prior to the 4-bit start sequence (1010), the device will ignore inputs of all other logical sequence.

Read

Upon receiving a READ command and address (clocked into the DI pin), the DO pin will output data one $t_{\rm PD}$ after the falling edge of the 16th clock (the last bit of the address field). The READ operation is not affected by the RESET input.

Write

After receiving a WRITE op code, address and data, the device goes into the AUTO–Clear cycle and then the WRITE cycle. The RDY/ \overline{BSY} pin will output the \overline{BUSY} status (LOW) one t_{SV} after the rising edge of the 32^{nd} clock (the last data bit) and will stay LOW until the write cycle is complete. Then it will output a logical "1" until the next WRITE cycle. The RDY/ \overline{BSY} output is not affected by the input of \overline{CS} .




Figure 6. Ready/BUSY Status Instruction Timing

An alternative to get RDY/ \overline{BSY} status is from the DO pin. During a write cycle, asserting a LOW input to the \overline{CS} pin will cause the DO pin to output the RDY/ \overline{BSY} status. Bringing \overline{CS} HIGH will bring the DO pin back to a high impedance state again. After the device has completed a WRITE cycle, the DO pin will output a logical "1" when the device is deselected. The rising edge of the first "1" input on the DI pin will reset DO back to the high impedance state again.

The WRITE operation can be halted anywhere in the operation by the RESET input. If a RESET pulse occurs during a WRITE operation, the device will abort the operation and output a READY status.

NOTE: Data may be corrupted if a RESET occurs while the device is \overline{BUSY} . If the reset occurs before the \overline{BUSY} period, no writing will be initiated. However, if RESET occurs after the \overline{BUSY} period, new data will have been written over the old data.




Figure 7. RESET During BUSY Instruction Timing




Figure 8. EWEN Instruction Timing

Reset

The RESET pin, when set to HIGH, will reset or abort a WRITE operation. When RESET is set to HIGH while the WRITE instruction is being entered, the device will not execute the WRITE instruction and will keep DO in High–Z condition.

When RESET is set to HIGH, while the device is in a clear/write cycle, the device will abort the operation and will display READY status on the RDY/ \overline{BSY} pin and on the DO pin if \overline{CS} is low.

The RESET input affects only the WRITE and WRITEALL operations. It does not reset any other operations such as READ, EWEN and EWDS.

Erase/Write Enable and Disable

The CAT64LC40 powers up in the erase/write disabled state. After power-up or while the device is in an erase/write disabled state, any write operation must be preceded by an execution of the EWEN instruction. Once enabled, the device will stay enabled until an EWDS has been executed or a power-down has occurred. The EWDS is used to prevent any inadvertent over-writing of the data. The EWEN and EWDS instructions have no affect on the READ operation and are not affected by the RESET input.





Figure 9. EWDS Instruction Timing


PACKAGE DIMENSIONS


PDIP-8, 300 mils CASE 646AA-01 ISSUE A



SYMBOL	MIN	NOM	MAX
Α			5.33
A1	0.38		
A2	2.92	3.30	4.95
b	0.36	0.46	0.56
b2	1.14	1.52	1.78
С	0.20	0.25	0.36
D	9.02	9.27	10.16
Е	7.62	7.87	8.25
E1	6.10	6.35	7.11
е		2.54 BSC	
eB	7.87		10.92
L	2.92	3.30	3.80

TOP VIEW






END VIEW

Notes:

- (1) All dimensions are in millimeters.(2) Complies with JEDEC MS-001.


PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD-01 ISSUE O




SYMBOL	MIN	NOM	MAX
Α	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

TOP VIEW



SIDE VIEW




END VIEW

Notes:

- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MS-012.


PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL-01 ISSUE O




SYMBOL	MIN	NOM	MAX
Α			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
С	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
е		0.65 BSC	
L	1.00 REF		
L1	0.50	0.60	0.75
θ	0°		8°

TOP VIEW




SIDE VIEW



Notes:

- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MO-153.

Example of Ordering Information



^{*-40°}C to +125°C is available upon request.

ORDERING INFORMATION

Orderable Part Number (for Pb-Free Devices)	
CAT64LC40LI-GT3	
CAT64LC40VI-GT3	
CAT64LC40WI-GT3	
CAT64LC40YI-GT3	

- 14. All packages are RoHS-compliant (Lead-free, Halogen-free).
- 15. The standard lead finish is NiPdAu.
- 16. The device used in the above example is a 64LC40VI-GT3 (SOIC, Industrial Temperature, Tape & Reel).
- 17. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
- 18. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor and were registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlitt@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

CAT64LC40/D