
# 1. Pin Configurations and Pinouts

#### Table 1-1. Pin Configuration

Pin	Function
A <sub>0</sub>	Address Input
A <sub>1</sub>	Address Input
A <sub>2</sub>	Address Input
GND	Ground
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
V <sub>CC</sub>	Device Power Supply



(SDA) (GND)

Top View

# 2. Absolute Maximum Ratings\*


Operating Temperature	-55°C to +125°C
Storage Temperature	65°C to + 150°C
Voltage on any pin with respect to ground	1.0 V +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	

\*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



# 3. Block Diagram

Figure 3-1.



### 4. Pin Descriptions

Serial Clock (SCL): The SCL input is used to positive-edge clock data into each EEPROM device and negativeedge clock data out of each device.

**Serial Data (SDA):** The SDA pin is bidirectional for serial data transfer. This pin is open drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

**Device Addresses (A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>):** The A<sub>2</sub>, A<sub>1</sub>, and A<sub>0</sub> pins are device address inputs that are hard wired (directly to GND or to  $V_{CC}$ ) for compatibility with other Atmel AT24C devices. When the pins are hard wired, as many as eight 128K devices may be addressed on a single bus system. (Device addressing is discussed in detail in Section 7. "Device Addressing" on page 9). A device is selected when a corresponding hardware and software match is true. If these pins are left floating, the A<sub>2</sub>, A<sub>1</sub>, and A<sub>0</sub> pins will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel recommends always connecting the address pins to a known state. When using a pull-up resistor, Atmel recommends using 10k $\Omega$  or less.

**Write Protect (WP):** The Write Protect input, when connected to GND, allows normal write operations. When WP is connected directly to  $V_{CC}$ , all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel recommends always connecting the WP pins to a known state. When using a pull-up resistor, Atmel recommends using  $10k\Omega$  or less.

Table 4-1.	Write Protect
------------	---------------

WP Pin Status	Part of the Array Protected
At V <sub>CC</sub>	Full Array
At GND	Normal Read/Write Operations

### 5. Memory Organization

**AT24C128C, 128K Serial EEPROM**: The 128K is internally organized as 256 pages of 64-bytes each. Random word addressing requires a 14-bit data word address.

### 5.1 Pin Capacitance

#### Table 5-1.Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from:  $T_A = 25^{\circ}C$ , f = 1.0MHz,  $V_{CC} = 1.7V$  to 5.5V.

Symbol	Test Condition	Мах	Units	Conditions
C <sub>I/O</sub>	Input/Output Capacitance (SDA)	8	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub>	Input Capacitance (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , and SCL)	6	pF	V <sub>IN</sub> = 0V

Note: 1. This parameter is characterized and is not 100% tested.

### 5.2 DC Characteristics

#### Table 5-2. DC Characteristics

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{CC} = 1.7$ V to 5.5V (unless otherwise noted).

Symbol	Parameter	Test Conditi	on	Min	Тур	Мах	Units
V <sub>CC1</sub>	Supply Voltage			1.7		5.5	V
I <sub>CC1</sub>	Supply Current	V <sub>CC</sub> = 5.0V Read at 400kHz			1.0	2.0	mA
I <sub>CC2</sub>	Supply Current	V <sub>CC</sub> = 5.0V Write at 400kHz			2.0	3.0	mA
I	Standby Current	V <sub>CC</sub> = 1.7V				1.0	μA
I <sub>SB1</sub>	Standby Current	$V_{\rm CC}$ = 5.0V	$V_{\rm CC} = 5.0V$ $V_{\rm IN} = V_{\rm CC} \text{ or } V_{\rm SS}$			6.0	μΑ
ILI	Input Leakage Current V <sub>CC</sub> = 5.0V	V <sub>IN</sub> = V <sub>CC</sub> or V	V <sub>SS</sub>		0.10	3.0	μΑ
I <sub>LO</sub>	Output Leakage Current V <sub>CC</sub> = 5.0V	V <sub>OUT</sub> = V <sub>CC</sub> o	r V <sub>SS</sub>		0.05	3.0	μΑ
V <sub>IL</sub>	Input Low Level <sup>(1)</sup>			-0.6		V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Level <sup>((1)</sup>			V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low Level	V <sub>CC</sub> = 1.7V	I <sub>OL</sub> = 0.15mA			0.2	V
V <sub>OL2</sub>	Output Low Level	V <sub>CC</sub> = 3.0V	I <sub>OL</sub> = 2.1mA			0.4	V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.



### 5.3 AC Characteristics

#### Table 5-3. AC Characteristics (Industrial Temperature)

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}$ C to +85°C,  $V_{CC} = 1.7$ V to 5.5V, CL = 100pF (unless otherwise noted). Test conditions are listed in Note 2.

		1.3	7V	2.5V	, 5.0V	
Symbol	Parameter	Min	Мах	Min	Max	Units
f <sub>SCL</sub>	Clock Frequency, SCL		400		1000	kHz
t <sub>LOW</sub>	Clock Pulse Width Low	1300		400		ns
t <sub>HIGH</sub>	Clock Pulse Width High	600		400		ns
t <sub>i</sub>	Noise Suppression Time <sup>(1)</sup>		100		50	ns
t <sub>AA</sub>	Clock Low to Data Out Valid	50	900	50	550	ns
t <sub>BUF</sub>	Time the bus must be free before a new transmission can $\ensuremath{start}^{(1)}$	1300		500		ns
t <sub>HD.STA</sub>	Start Hold Time	600		250		ns
t <sub>SU.STA</sub>	Start Set-up Time	600		250		ns
t <sub>HD.DAT</sub>	Data In Hold Time	0		0		ns
t <sub>SU.DAT</sub>	Data In Set-up Time	100		100		ns
t <sub>R</sub>	Inputs Rise Time <sup>(1)</sup>		300		300	ns
t <sub>F</sub>	Inputs Fall Time <sup>(1)</sup>		300		100	ns
t <sub>su.sto</sub>	Stop Set-up Time	600		250		ns
t <sub>DH</sub>	Data Out Hold Time	50		50		ns
t <sub>WR</sub>	Write Cycle Time		5		5	ms
Endurance <sup>(1)</sup>	25°C, Page Mode, 3.3V		1,000	0,000		Write Cycles


Notes: 1. This parameter is ensured by characterization and is not 100% tested.


- 2. AC measurement conditions:
  - R<sub>L</sub> (connects to V<sub>CC</sub>): 1.3kΩ (2.5V, 5.5V), 10kΩ (1.7V)
  - Input pulse voltages: 0.3V<sub>CC</sub> to 0.7V<sub>CC</sub>
  - Input rise and fall times: ≤ 50ns
  - Input and output timing reference voltages: 0.5 x  $V_{\text{CC}}$



### 6. Device Operation


**Clock and Data Transitions:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods will indicate a start or stop condition as defined below.





**Start Condition**: A high-to-low transition of SDA with SCL high is a start condition that must precede any other command.

**Stop Condition:** A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode.



#### Figure 6-2. Start and Stop Definition



**Acknowledge:** All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.




Figure 6-3. Output Acknowledge


**Standby Mode:** AT24C128C features a low-power standby mode that is enabled upon power-up and after the receipt of the stop bit and the completion of any internal operations.

**Software Reset**: After an interruption in protocol, power loss or system reset, any 2-wire part can be protocol reset by following these steps:

- 1. Create a Start condition (if possible).
- 2. Clock nine cycles.
- 3. Create another Start condition followed by Stop condition as shown below.

The device should be ready for the next communication after above steps have been completed. In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device.

#### Figure 6-4. Software Reset











Figure 6-6. Write Cycle Timing



Note: 1. The write cycle time t<sub>WR</sub> is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.



# 7. Device Addressing

The 128K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation. The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all 2-wire EEPROM devices.

		Device Typ	e Identifier		Hardware	e Slave Add	Iress Bits	Read/ Write
Package	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SOIC, TSSOP, UDFN, XDFN, VFBGA	1	0	1	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R/W
WLCSP	1	0	1	0	0	0	1	R/W

#### Table 7-1. Device Address Byte

The next three bits are the A2, A1, and A0 device address bits to allow as many as eight devices on the same bus. These bits must compare to their corresponding hard wired input pins. The  $A_2$ ,  $A_1$ , and  $A_0$  pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

When using the WLCSP package, the  $A_2$ ,  $A_1$ , and  $A_0$  signals are not accessible. The  $A_2$  and  $A_1$  pins are left floating, and the previously mentioned automatic pull-down circuit will set these signals to a Logic 0 state. The  $A_0$  signal is internally connected to  $V_{CC}$ . As a result, to properly communicate with the device in the WLCSP package, the A2 and A1 software bits must always be set to a Logic 0, and the A0 software bit must be set to Logic 1 for any operation. This requirement has been shown in Table 7-1.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high, and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return to a standby state.


**Data Security:** AT24C128C has a hardware data protection scheme that allows the user to write protect the whole memory when the WP pin is at  $V_{CC}$ .




## 8. Write Operations

**Byte Write**: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero, and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero. The addressing device, such as a microcontroller, must then terminate the write sequence with a stop condition. At this time, the EEPROM enters an internally-timed write cycle,  $t_{WR}$ , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete.









#### Page Write: The 128K EEPROM is capable of 64-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 63 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition.







The data word address lower six bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 64 data words are transmitted to the EEPROM, the data word address will roll-over and the previous data will be overwritten. The address roll-over during write is from the last byte of the current page to the first byte of the same page.

**Acknowledge Polling**: Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.



# 9. Read Operations


Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations:

- Current Address Read
- Random Address Read
- Sequential Read

**Current Address Read**: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll-over during read is from the last byte of the last memory page, to the first byte of the first page.


Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition.


#### Figure 9-1. Current Address Read



**Random Read:** A Random Read requires a dummy byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a Current Address Read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition.










**Sequential Read:** Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address maximum address is reached, the data word address will roll-over and the Sequential Read will continue from the beginning of the array. The Sequential Read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition.




#### Figure 9-3. Sequential Read

Note: \* = Don't care bit



## 10. Ordering Information

### 10.1 Ordering Code Detail





### 10.2 Ordering Code Information

			Delivery I	nformation	Operating
Atmel Ordering Code	Lead Finish	Package	Form	Quantity	Range
AT24C128C-SSHM-B		8S1	Bulk (Tubes)	100 per Tube	
AT24C128C-SSHM-T		001	Tape and Reel	4,000 per Reel	
AT24C128C-XHM-B	-	8X	Bulk (Tubes)	100 per Tube	
AT24C128C-XHM-T	NiPdAu	07	Tape and Reel	5,000 per Reel	
AT24C128C-MAHM-T	(Lead-free/Halogen-free)	8MA2	Tape and Reel	5,000 per Reel	
AT24C128C-MAHM-E	-			15,000 per Reel	Industrial
AT24C128C-MAHMML-T	-			5,000 per Reel	Temperature (-40°C to 85°C)
AT24C128C-MEHM-T	-	8ME1	Tape and Reel	5,000 per Reel	
AT24C128C-CUM-T		8U2-1	Tape and Reel	5,000 per Reel	
AT24C128C-UUM0B-T <sup>(1)</sup>	SnAgCu Ball (Lead-free/Halogen-free)	4U-9	Tapa and Baal	5 000 per Bool	
AT24C128C-UUMML-T <sup>(1)</sup>		40-9	Tape and Reel	5,000 per Reel	
AT24C128C-WWU11M <sup>(2)</sup>	N/A	Wafer Sale	Note 2		

Notes: 1. WLCSP Package:

- This device includes a backside coating to increase product robustness.
- CAUTION: Exposure to ultraviolet (UV) light can degrade the data stored in the EEPROM cells. Therefore, customers who use a WLCSP product must ensure that exposure to ultraviolet light does *not* occur.
- 2. Contact Atmel Sales for Wafer sales.

	Package Type
8S1	8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8X	8-lead, 4.40mm body, Plastic Thin Shrink Small Outline Package (TSSOP)
8MA2	8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Dual No Lead (UDFN)
8ME1	8-pad, 1.80mm x 2.20mm body, Extra Thin DFN (XDFN)
8U2-1	8-ball, Die Ball Grid Array (VFBGA)
4U-9	4-ball, 2 x 2 Grid Array, 0.40mm minimum pitch, Wafer Level Chip Scale Package (WLCSP)




# 11. Part Markings

	8-lead SOIC		8-lead TSSOP	8-lead	UDFN		
	ATML ###% AAAA •	a	ATHYWW ###% @ AAAAAAA	2.0 x 3.0 r	mm Body ### H%@ YXX ●		
	8-ball VFBG	4	8-lead XDFN	4-ball	4-ball WLCSP		
	2.35 x 3.73 mm Boo	dy	1.8 x 2.2 mm Body				
	### @YP ●	#U MXX	### YXX •		###U YMXX ●		
	Note 1:    designates pin 1 Note 2: Package drawings a	are not to scale					
-	Note 2: Package drawings a	are not to scale					
	Note 2: Package drawings a	are not to scale	Truncation Code ###:	2DC	Voltages		
AT24C128C           Date Codes           Y = Year           5: 2015         9:           6: 2016         0:	Note 2: Package drawings           er Truncation           M = N           : 2019         A: J           : 2020         B: F	Month lanuary February	WW = Work Week of 02: Week 2 04: Week 4		Voltages % = Mir M: 1.7	nimum Voltage 'V min	
AT24C128C Date Codes Y = Year 5: 2015 9: 6: 2016 0: 7: 2017 1:	Note 2: Package drawings           er Truncation           Image: Second state           Image: S	Month lanuary	WW = Work Week of 02: Week 2		% = Mir		
AT24C128C Date Codes Y = Year 5: 2015 9: 6: 2016 0: 7: 2017 1: 8: 2018 2:	Mote 2: Package drawings           er Truncation           Image: Second state           2019         A: J           2020         B: F           2021         L: C	Month lanuary February  December	WW = Work Week of 02: Week 2 04: Week 4 		% = Mir M: 1.7		
AT24C128C Date Codes Y = Year 5: 2015 9: 6: 2016 0: 7: 2017 1: 8: 2018 2: Country of Ass	Mote 2: Package drawings           er Truncation           Image: Second State           Image: S	Month lanuary -ebruary  December Lot	WW = Work Week of 02: Week 2 04: Week 4  52: Week 52	Assembly	% = Mir M: 1.7 Grade/Lead U: Ind	'V min	
AT24C128C Date Codes Y = Year 5: 2015 9: 6: 2016 0: 7: 2017 1: 8: 2018 2: Country of Ass @ = Country of	Mote 2: Package drawings           er Truncation           Image: Second State           Image: S	Month lanuary -ebruary  December Lot	WW = Work Week of 02: Week 2 04: Week 4  52: Week 52 Number	Assembly	% = Mir M: 1.7 Grade/Lead U: Ind	V min Finish Material lustrial/Matte Tin lustrial/NiPdAu	
AT24C128C Date Codes Y = Year 5: 2015 9: 6: 2016 0: 7: 2017 1: 8: 2018 2: Country of Ass @ = Country of Trace Code XX = Trace Code	Mote 2: Package drawings           er Truncation           Image: Second State           Image: S	Month lanuary February  December AAA	WW = Work Week of 02: Week 2 04: Week 4  52: Week 52 Number AA = Atmel Wafer Lot Nur	Assembly	% = Mir M: 1.7 Grade/Lead U: Ind H: Ind	V min Finish Material lustrial/Matte Tin lustrial/NiPdAu cation nel	
AT24C128C Date Codes Y = Year 5: 2015 9: 6: 2016 0: 7: 2017 1: 8: 2018 2: Country of Ass @ = Country of Trace Code XX = Trace Code	Mote 2: Package drawings           er Truncation           Image: Second S	Month lanuary February  December AAA	WW = Work Week of 02: Week 2 04: Week 4  52: Week 52 Number AA = Atmel Wafer Lot Nur	Assembly	% = Mir           M:         1.7           Grade/Lead         U:           U:         Ind           H:         Ind           H:         Ind           Atmel Trunc         AT:           AT:         Atm           ATM:         Atm	V min Finish Material lustrial/Matte Tin lustrial/NiPdAu cation nel	1/
AT24C128C Date Codes Y = Year 5: 2015 9: 6: 2016 0: 7: 2017 1: 8: 2018 2: Country of Ass @ = Country of Trace Code XX = Trace Code	Mote 2: Package drawings           er Truncation           Image: Second S	Month lanuary February  December AAA	WW = Work Week of 02: Week 2 04: Week 4  52: Week 52 Number AA = Atmel Wafer Lot Nur	Assembly	% = Mir           M:         1.7           Grade/Lead         U:           U:         Ind           H:         Ind           H:         Ind           Atmel Trunc         AT:           AT:         Atm           ATM:         Atm	V min Finish Material lustrial/Matte Tin lustrial/NiPdAu cation nel	1/ F




# 12. Packaging Information

### 12.1 8S1 — 8-lead JEDEC SOIC






### 12.2 8X — 8-lead TSSOP







### 12.3 8MA2 - 8-pad UDFN



















# 13. Revision History

Doc. Rev.	Date	Comments
8735D	08/2015	Added the AT24C128C-MAHMML-T and AT24C128C-UUMML-T package options. Updated the 8S1 package outline drawing. Corrected reference of the 8U-9 to reflect the 4U-9 package option.
8734C	01/2015	Added the UDFN Expanded Quantity Option and the WLCSP package option. Updated the 8MA2 package outline drawing and the ordering information section.
8734B	09/2012	Updated UDFN package drawing and template and Atmel logo.
8734A	04/2011	Initial document release.



# Atmel Enabling Unlimited Possibilities®



T

Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T:

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2015 Atmel Corporation. / Rev.: Atmel-8734D-SEEPROM-AT24C128C-Datasheet\_082015.

Atmel<sup>®</sup>, Atmel logo and combinations thereof, Enabling Unlimited Possibilities<sup>®</sup>, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.