# **Absolute Maximum Ratings**

Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

derive remaining and meaning	
Analog supply voltage (V <sub>CC)</sub>	0V to 5.5V
Digital supply voltage (V <sub>DD</sub> )	0V to 5.5V
Digital input/output (V <sub>DDIO</sub> )	0V to 5.5V
V <sub>IN</sub>	0 to V <sub>CC</sub>
Differential input voltage (current limit of 10mA)	V <sub>CC</sub>
ESD rating (HBM - human body model)	4kV

# **Operating Conditions**

Analog supply voltage range	2.7V to 5.25V
Digital supply voltage range	1.7V to 5.25V
Operating temperature range	40°C to 85°C
Junction temperature	150°C
Storage temperature range	65°C to 150°C
Lead temperature (soldering, 10s)	260°C
Package thermal resistance $\theta_{\text{JA}}$	50°C/W <sup>(1)</sup>
NOTE:	

1. JEDEC standard, multi-layer test boards, still air.

# **Electrical Characteristics**

 $T_A$  = 25°C,  $V_{CC}$  = 3.3V,  $V_{DD}$  = 1.8V,  $R_L$  = 10k $\!\Omega$  to 1.5V, G = 760, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DC Perfor	mance					
V <sub>IO</sub>	Input offset voltage	Input referred	-3	±0.02	3	mV
d <sub>VIO</sub>	Input offset voltage average drift			3		μV/°C
I <sub>B</sub>	Input bias current		-100	15	100	pA
Ios	Input offset current		-100	1	100	pA
PSRR	Power supply rejection ratio	V <sub>CC</sub> = 2.7V to 5V	60	91		dB
	Gain = 2			2.0		V/V
	Gain = 20			20.0		V/V
	Gain = 40			40.0		V/V
0	Gain = 80	Naminal vefer to Cain Deviator Table (no. 7)		80.0		V/V
G	Gain = 150	Nominal, refer to Gain Register Table (pg. 7)		150.0		V/V
	Gain = 300			299.9		V/V
	Gain = 600			599.6		V/V
	Gain = 760			759.4		V/V
GE	Gain error		-0.5		0.5	%
	Gain error vs temperature			±10		ppm/°C
I <sub>SVCC</sub>	V <sub>CC</sub> supply current	No load to output, no load to LDO		435	530	μΑ
I <sub>SVCCD</sub>	Disable V <sub>CC</sub> supply current	No load to output, no load to LDO		48	62	μΑ
I <sub>SVDD</sub>	V <sub>DD</sub> supply current	No load to output, no load to LDO, I2C running		22	29	μΑ
I <sub>STOTAL</sub>	Total supply current	No load to output, no load to LDO		457	559	μΑ
	Total disable supply supply	No load to output, no load to LDO, LDO DIS		45		μΑ
ISDTOTAL	Total disable supply current	No load to output, no load to LDO, LDO EN		70	91	μΑ
Input Cha	racteristics			· · · · · ·		
	Input impedance			10 <sup>13</sup>    11.2		ΩllpF
CMIR	Common mode input range		0.5	0.23 to 3.06	2.5	V
CMRR	Common mode rejection ratio	Input referred, V <sub>CM</sub> = 0.5 to 2.0V	75	88		dB
Output Ch	aracteristics					
V <sub>OUT</sub>	Output voltage swing	$R_L = 10k\Omega$ to 1.5V	0.1	0.04 to 3.29	3.1	V
V <sub>OO</sub>	Output offset	Offset DAC 0 00 0000 0000, G = 2	1.4	1.5	1.6	V
Offset DA						
	Offset DAC range	RTI (referred to input)	±560			mV
	Offset monotonicity		8	10		Bits
LDO						
	Output valtage	1.5k load, LDO bit LOW	-6%	3	+6%	V
	Output voltage	1.5k load, LDO bit HIGH	-6%	2.65	+6%	V
	Dropout voltage	V <sub>CC</sub> = 2.8V, LDO = 2.65V, I <sub>LOAD</sub> = 10mA			150	mV
	Output current		10	25		mA
	Dougs ourselv solootics water	Output referred, V <sub>CC</sub> = 3V to 5V, LDO = 2.65V	45	63		dB
	Power supply rejection ratio	Output referred, V <sub>CC</sub> = 3.3V to 5V, LDO = 3V	45	63		dB
	Output current sense transimpedance slope	Output voltage relative to $1.5V / LDO$ current, $G = 2$	0.08	0.1	0.12	V/mA
	Output current sense range clip	G = 2		18.8		mA

 $T_A = 25$ °C,  $V_{CC} = 3.3$ V,  $V_{DD} = 1.8$ V,  $R_L = 10$ k $\Omega$  to 1.5V, G = 760, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units				
Dynamic F	Dynamic Performance									
BW	-3dB bandwidth	G = 760		66		kHz				
DVV	-Sub pariuwidiri	G = 2		1300		kHz				
SR	Slew rate	$V_{OUT} = 1V_{P-P}, G = 2$		1		V/µs				
		f = 10Hz		75		nV/√Hz				
e <sub>NI</sub>	Input voltage noise, RTI	f = 100Hz		46		nV/√Hz				
		f = 1kHz		35		nV/√Hz				
i <sub>N</sub>	Input current noise	f = 10Hz		0.6		fA/√Hz				
e <sub>NP-P</sub>	Peak-to-peak noise	f = 0.1 to 10Hz		2		μV <sub>P-P</sub>				
XTALK	Crosstalk	Channel-to-channel, f = 1kHz		90		dB				
T <sub>S</sub>	Set-up time, 1% settling	Analog ready after serial register finished write		3.5		μs				
T <sub>WAKE</sub>	Wake up time, 1% settling	Wake from ACK of SLEEP_OUT command		9.6		μs				

### **Digital Characteristics (CMOS)**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Logic input HIGH		$0.7 \times V_{DD}$		$V_{DD}$	V
V <sub>IL</sub>	Logic input LOW		0		$0.3 \times V_{DD}$	V
I <sub>IH</sub>	Input leakage HIGH	$V_I = V_S$			10	μΑ
I <sub>IL</sub>	Input leakage LOW	V <sub>I</sub> = 0	-10			μΑ
CLK <sub>F</sub>	Clock rate				0.4	MHz

# I<sup>2</sup>C Bus Timing

 $T_A = -40$  to  $85^{\circ}$ C,  $V_{DD} = 1.8$  to 5V, unless otherwise noted.

Symbol	Parameter		rd Mode BUS	Fast I <sup>2</sup> C-	Units	
		Min	Max	Min	Max	
f <sub>SCL</sub>	Operating frequency	0	100	0	400	kHz
T <sub>BUF</sub>	Bus free time between STOP and START	4.7		1.3		μs
T <sub>HD;STA</sub>	START condition hold time	4.0		0.6		μs
T <sub>SU;STA</sub>	START condition setup time	4.7		0.6		μs
T <sub>HD;DAT</sub>	Data hold time	0		0		μs
T <sub>VD;ACK</sub>	Data valid acknowledge		0.6		0.6	μs
T <sub>VD;DAT</sub>	SCL LOW to data out valid		0.6		0.6	ns
T <sub>SU;DAT</sub>	Data setup time	250		150		ns
T <sub>LOW</sub>	Clock LOW period	4.7		1.3		μs
T <sub>HIGH</sub>	Clock HIGH period	4.0		0.6		μs
T <sub>F</sub>	Clock/data fall time		300		300	ns
T <sub>R</sub>	Clock/data rise time		1000		300	ns
T <sub>SP</sub>	Pulse width of spikes tolerance	0.5		0.5		μs




Figure 3. I<sup>2</sup>C Bus Timing Diagram

**Table 1. Register List** 

Table	C 1. I	register Lis	t .					ï				
Reg	No.	Nome	Function	R/	Byte of	Davamatav	Default	Power-up	Domosik			
Hex	Dec	Name	Function	W/ C	Parameter	Parameter	Code	Condition	Remark			
0x00	0	NOP	No operation	С	0		N/A		Does not execute a function. NOP is used to test successful I <sup>2</sup> C communication			
Rese	et .											
0x01	1	SW_RESET	Software reset	С	0		N/A		Resets all registers to default values			
Read	d ID	_										
0x02	2	DEVICE_ID	Read Device ID	R	2	[15:0]: report "8910" in BCD	0x8910		Instructs the XR18910 to report its device ID 8910 in binary form (1000 1001 0001 0000)			
			Read HW & SW			[15:12]: reserved			Initial H/W version number is '0';			
0x03	3	VERSION_ID	version numbers	R	2	[11:8]: Hardware version #	N/A		Initial S/W version number is '01'.			
Sloo	p in/ou	+				[7.0]. Software version #			made of the telephone in the end			
	i I	SLEEP_OUT_	Normal operating									
0x04	4	REG	mode, system active	С	0		N/A	Active	Puts the XR18910 into active mode. (wake up)			
		OLEED IN	-						Puts the analog portion of the XR18910 into sleep mode.			
0x05	5	SLEEP_IN_ REG	Sleep Mode	С	0		N/A	Active	During sleep mode, the only I <sup>2</sup> C command that can be received/processed is the SLEEP_OUT command (0x04). All other register addresses will be ignored.			
Basi	c Confi	a			L				rogictor addresses tim 20 ignored.			
0x06	6	Gain	Gain select	R/W	1	[2:0]: Gain select	0x00	Gain = 2	Eight gain settings are selectable (from 2V/V to 760V/V), refer to the Gain Register Table for more information.			
									Bit 0 controls the LDO voltage (0:3V; 1:2.65V).			
0x07	7	LDO	LDO Settings	R/W	1	[0]:LDO 3V, 2.65V [1]:LDO disable	0x00	LDO = 3V	Bit 1 (Sleep Mode only). Bit 1 controls whether the LDO shuts down or stays on during Sleep Mode. (0: Enable; 1: Disable). When the XR18910 is active, the LDO is always on.			
0x08	8	LDO Current Sense Select	LDO Current Sense	С	0		N/A	Off	When on, the LDO current is sensed and a proportional voltage is present at the output of the XR18910.  Current Sense Mode remains active until an input			
									select command is received by the XR18910.			
		vitch (Input MUX S	,		T	I	<u> </u>	T				
0x10	16	Select_Input_1	Select Channel 1	С	0				Select +IN1, -IN1; Channel 1			
0x12	18	Select_Input_2	Select Channel 2	С	0				Select +IN2, -IN2; Channel 2			
0x14 0x15	20 21	Select_Input_3 Select_Input_4	Select Channel 3 Select Channel 4	С	0			0	Select +IN3, -IN3; Channel 3  Select +IN4, -IN4; Channel 4			
0x15	24	Select_Input_5	Select Channel 5	C	0		H NI/A I	IN/A I	N/A Channel 1	is selected	Select +IN5, -IN5; Channel 5	
0x1A	26	Select_Input_6	Select Channel 6	С	0			10 00100100	Select +IN6, -IN6; Channel 6			
0x1C	28	Select Input 7	Select Channel 7	С	0				Select +IN7, -IN7; Channel 7			
0x1E	-	Select_Input_8	Select Channel 8	С	0				Select +IN8, -IN8; Channel 8			
		Config							., .,			
0x20	32	DAC1	Configures DAC offset applied to Channel 1	R/W	2							
0x22	34	DAC2	Configures DAC offset applied to Channel 2	R/W	2							
0x24	36	DAC3	Configures DAC offset applied to Channel 3	R/W	2				Bit 10 controls the sign of the DAC offset voltage. Bits 9 thru 0 control the value of			
0x25	37	DAC4	Configures DAC offset applied to Channel 4	R/W	2	[10]: DAC Sign	0200	0mV	the DAC offset voltage.			
0x28	40	DAC5	Configures DAC offset applied to Channel 5	R/W	2	[9:0]: DAC Range	UXUU	0x00 offset		20	0x00	
0x2A	42	DAC6	Configures DAC offset applied to Channel 6	R/W	2				[10]: DAC Sign 0 = positive; 1 = negative			
0x2C	44	DAC7	Configures DAC offset applied to Channel 7	R/W	2							
0x2E	46	DAC8	Configures DAC offset applied to Channel 8	R/W	2							

#### NOTE:

Register numbers not listed above have no function.



# **Table 2. DAC Registers**

Hex
0x3FF
0x000
0x7FF
0x400


D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Offset % of FS Input	Voltage RTI
0	1	1	1	1	1	1	1	1	1	1	50	560mV
0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	-50	-560mV
1	0	0	0	0	0	0	0	0	0	0	0	0
DAC												

# **Table 3. Gain Registers**

Hex
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07

D2	D1	D0	Gain
0	0	0	2
0	0	1	20
0	1	0	40
0	1	1	80
1	0	0	150
1	0	1	300
1	1	0	600
1	1	1	760

# **Pin Configuration**



### NOTE:

Exar recommends grounding the exposed pad.

# **Pin Functions**

Pin Number	Pin Name	Description
1	VDD	Digital Supply
2	IN1+	Positive Input 1
3	IN1-	Negative Input 1
4	IN2+	Positive Input 2
5	IN2-	Negative Input 2
6	IN3+	Positive Input 3
7	IN3-	Negative Input 3
8	IN4+	Positive Input 4
9	IN4-	Negative Input 4
10	IN5+	Positive Input 5
11	IN5-	Negative Input 5
12	IN6+	Positive Input 6
13	IN6-	Negative Input 6
14	IN7+	Positive Input 7
15	IN7-	Negative Input 7
16	IN8+	Positive Input 8
17	IN8-	Negative Input 8
18	BRDG	BRDG Power Connection (LDO output)
19	AGND	Analog Ground
20	OUT	Output
21	VCC	Analog Supply
22	DGND	Digital Ground
23	SCL	Serial Clock Input
24	SDA	Serial Data Input/Output

### **Typical Performance Characteristics**

 $T_A = 25$ °C,  $V_{CC} = 3.3$ V,  $V_{DD} = 1.8$ V,  $R_L = 10$ k $\Omega$  to 1.5V, G = 760, unless otherwise noted.




Figure 4. Small Signal Pulse Response at G = 2




Figure 6. Small Signal Pulse Response at G = 300




Figure 8. Frequency Response at G = 2




Figure 5. Large Signal Pulse Response at G=2




Figure 7. Large Signal Pulse Response at G = 300




Figure 9. Frequency Response at G = 300

## **Typical Performance Characteristics (Continued)**

 $T_A = 25$ °C,  $V_{CC} = 3.3$ V,  $V_{DD} = 1.8$ V,  $R_L = 10$ k $\Omega$  to 1.5V, G = 760, unless otherwise noted.




Figure 10. LDO Current vs. Output Voltage




Figure 12. Output Offset Voltage vs. Output Current




Figure 14. Input Voltage Noise vs. Frequency




Figure 11. LDO Output Current




Figure 13. Output Offset vs. Input Common Mode Voltage




Figure 15. 0.1Hz to 10Hz RTI Voltage Noise

# **Typical Performance Characteristics (Continued)**

 $T_A = 25$ °C,  $V_{CC} = 3.3$ V,  $V_{DD} = 1.8$ V,  $R_L = 10$ k $\Omega$  to 1.5V, G = 760, unless otherwise noted.




Figure 16. Sleep to Wake Time (DUT Output)




Figure 18. LDO Enable to Disable Time




Figure 17. Set-up Time - from G = 2 to G = 300 (DUT Output)




Figure 19. LDO Disable to Enable Time

### **Functional Block Diagram**




Figure 20. Functional Block Diagram

### **Application Information**

The XR18910 sensor interface includes a 8:1 differential multiplexer (MUX), a programmable gain instrumentation amplifier, a 10-bit offset correction DAC and an LDO. An I<sup>2</sup>C interface controls the many functions and features of the XR18910. The XR18910 is designed to integrate multiple bridge sensors with an ADC/MCU or FPGA.

Each bridge sensor connected to the XR18910 has its own inherent offset that if not calibrated out can decrease sensitivity and overall performance of the sensor system. The on-board DAC introduces an offset into the instrumentation amplifier to calibrate the offset voltage generated by the sensors. An independent offset can be set for each of the 8 channels. Only the offset voltage of the active channel is applied to the PGA.

The programmable gain instrumentation amplifier offers 8 selectable gains from 2V/V to 760V/V to amplify the signal such that it falls within the input range of the ADC.

An integrated LDO provides a regulated voltage to power the input bridge sensors and is selectable, between 3V and 2.65V. The LDO can be set to turn off when the XR18910 is in sleep mode to save power. The XR18910 also provides the ability to monitor the LDO current. When the XR18910 is in current sense mode, an internal 2:1 MUX allows a voltage proportional to the LDO current to be present at the output. Once all channels have been calibrated, the LDO current can be used to indirectly monitor any voltage or resistive changes seen by the inputs.

The XR18910 also includes an internal 1.5V reference that is used by the internal LDO circuitry and used to set the reference voltage for the programmable gain instrumentation amplifier.

During sleep mode, the analog components of the XR18910 are powered down for added power savings.

The XR18910 offers many functions, each controlled by the I<sup>2</sup>C compatible serial interface:

- Input Selection
- Gain Selection
- Offset Correction
- LDO Enable/Select
- Current Sense Mode
- Sleep Mode (analog power down)



#### I<sup>2</sup>C Bus Interface

The I<sup>2</sup>C-bus interface consists of two lines: serial data (SDA) and serial clock (SCL). The XR18910 works as a slave and supports both standard mode transfer rates (100 kbps) and fast mode transfer rates (400 kbps) as defined in the I2C-Bus specification. The I<sup>2</sup>C-bus interface follows all standard I<sup>2</sup>C protocols. Some information is provided below, for additional information, refer to the I2C-bus specifications.




Figure 21. I<sup>2</sup>C Start and Stop Conditions

The basic I<sup>2</sup>C access cycle for the XR18910 consists of:

- A start condition
- A slave address cycle
- Zero, one, or two data cycles depending on the XR18910 register accessed
- A stop condition

### **Start Condition**

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 21.

#### **Slave Address Cycle**

After the start condition, the first byte sent by the master is the 7-bit address and the read/write direction bit R/W on the SDA line. If the address matches the XR18910's internal fixed address, the XR18910 will respond with an acknowledge by pulling the SDA line low for one clock cycle while SCL is high.

### **Data Cycle**

After the master detects this acknowledge, the next byte transmitted by the master is the sub-address. This 8-bit sub-address contains the address of the register to access. The XR18910 Register List is shown in Table 1. Depending on the register accessed, there will be up to two additional data bytes transmitted by the master. Refer to the "Byte of Parameter" column in the Register Table. The XR18910 will respond to each write with an acknowledge.

#### **Stop Condition**

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high, as shown in Figure 21.

Figures 22 and 23 illustrate a write and a read cycle. For complete details, see the I<sup>2</sup>C-bus specifications.



#### NOTES:

White Block = host to XR18910, Orange Block = XR18910 to host.

Figure 22. Master Writes to Slave (XR18910)



#### NOTES:

White Block = host to XR18910, Orange Block = XR18910 to host.

Figure 23. Master Reads from Slave (XR18910)

### I<sup>2</sup>C Bus Addressing

The XR18910 uses a 7-bit address space. For the standard XR18910, the default address is 0x67 (0110 111). There are three alternative addresses available to help insure that the XR18910 can be identified from the other devices on the I<sup>2</sup>C-bus. Table 4 shows the different addresses that are available.

Table 4. XR18910 I<sup>2</sup>C Address Map

I <sup>2</sup> C Address	Orderable Part Number
0x67 (0110 111x)	XR18910IL-67
0x66 (0110 110x)	XR18910IL-66
0x65 (0110 101x)	XR18910IL-65
0x64 (0110 100x)	XR18910IL-64

A read or write transaction is determined by bit-0 of the slave address, (shown as an "x" in the table above). If bit-0 is '0', then it is a write transaction. If bit-0 is '1', then it is a read transaction.

An I<sup>2</sup>C sub-address is sent by the I<sup>2</sup>C master following the slave address. The sub-address contains the XR18910 register address being accessed. Table 1 illustrates the available XR18910 register addresses.

After the last read or write transaction, the I2C-bus master will set the SCL signal back to its idle state (HIGH).

### Inputs and Input Selection

The XR18910 includes 8 differential inputs and a 8:1 differential MUX that is controlled by an I<sup>2</sup>C compatible 2 wire serial interface. The XR18910 is designed to accept 8 differential inputs.

- If fewer than 4 differential inputs are required, tie the unused inputs to GND.
- If single ended inputs are required, tie the unused inputs to 1.5V.

The input common mode range of the XR18910 is typically 0.6V to 2.4V when running from a 3.3V supply. XR18910 offers a very wide gain range. In most cases, the output voltage swing will be the limiting factor.

When the XR18910 is powered-up, the default input selected is Channel 1.

Inputs are selected via I<sup>2</sup>C using one of 8 register addresses 0x10, 0x12, 0x14, 0x15, 0x18, 0x1A, 0x1C, or 0x1E. Refer to the Register List in Table 1.

Example: The example below illustrates how to select Channel 4.



White Block = host to XR18910, Orange Block = XR18910 to host, Grey Block = Notes

#### **Gain Selection**

The XR18910 offers 8 selectable fixed gains ranging from 2V/V to 760V/V. When the XR18910 is powered-up, the default gain is 2V/V.

The gain is selected via I<sup>2</sup>C using the register address 0x06 followed by another byte of data to select the gain. Refer to the Register List in Table 1 and the Gain Register list in Table 3.

Example: The example below illustrates how to select a gain of 150V/V.

To start communication with the XR18910, repeat steps 1-3 as shown in the Inputs and Input Selection section on page 14.

Step 4	7	6	5	4	3	2	1	0
Master sends address of register to access	0	0	0	0	0	1	1	0
	Gain Select register address =						S =	
	0x06							

Step 5	9
XR18910 sends acknowledge	A

Since the Gain Select register was accessed, the XR18910 is expecting another byte of data from the master to complete the command. Refer to the "Byte of Parameter" column in the Register List (Table 1). D0 thru D2 are used to select the gain. Refer to the Gain Register list in Table 3, 150V/V is D2 = 1. D1 = 0. and D0 = 0. This translates to a hex code of 0x04, since a full byte of data (8-bits) will be sent.

Step 6	7	6	5	4	3	2	1	0
Master sends gain register data to select G=150	0	0	0	0	0	1	0	0
	Gain of 150V/V = 0x04							

Step 7	9	
XR18910 sends acknowledge	A	
Step 8	0	
Master sends stop condition	Р	

#### NOTES:

White Block = host to XR18910, Orange Block = XR18910 to host, Grey Block = Notes.



#### **Offset Correction**

The XR18910 has a 10-bit offset correction DAC that can be used to provide digital calibration on each of the 8 inputs. Only the offset voltage of the active channel is applied to the PGA.

The DAC offset of each channel is controlled by the I2C compatible interface. At any time, the master can read or write to any of the DAC offset registers. The DAC offset for each channel is set via I<sup>2</sup>C using the register addresses 0x20 thru 0x2F followed by another two bytes of data to set the polarity and value of the offset voltage. Refer to the Register List in Table 1.

A ±560mV offset correction range is available. The full range of the DAC offset is only available at a gain of 2. At higher gains, the output voltage range of the XR18910 will be exceeded if the full range of the DAC offset is used. The internal 10-bit DAC allows 1,024 different offset voltage settings between 0mV and 560mV. The polarity of the offset correction is set with an additional bit. The unit offset is determined by the following:

Unit Offset = 
$$\frac{\text{Total Offset}}{\text{DAC Output Levels}} = \frac{560\text{mV}}{1024} = 547\mu\text{V}$$

From Table 3:

- 0x00 (hex) or 0 00 0000 0000 (binary) applies a 0mV offset
- 0x3FF (hex) or 0 11 1111 1111 (binary) applies a +560mV offset
- 0x7FF (hex) or 1 11 1111 1111 (binary) applies a -560mV offset

Each DAC output level provides an additional 547µV of offset. To determine what DAC output level corresponds to a specific desired offset, use the following equation:

$$_{X} = \frac{\text{Desired Offset}}{\text{Unit Offset}}$$

See example below for additional information.

Example: The example below illustrates how to set the DAC offset for channel 4 to a value of 75mV.

To start communication with the XR18910, repeat steps 1-3 as shown in the Inputs and Input Selection section on page 14.





Since a DAC Offset register was accessed, the XR18910 is expecting another two bytes of data from the master to complete the command. Refer to the "Byte of Parameter" column in the Register List (Table 1). D0 thru D9 are used to set the offset voltage and D10 is used to set the sign of the offset voltage, 0 = positive and 1 = negative. Refer to the DAC Offset register list in Table 2.

To determine what DAC output level corresponds to 75mV, use the following equation:

DAC Output Level = 
$$\frac{\text{Desired Offset}}{\text{Unit Offset}} = \frac{75\text{mV}}{547\mu\text{V}} = 137$$

A decimal value of 137 corresponds to 75mV. Therefore:

- 0x89 (hex) or 0 00 1000 1001 (binary) applies a 75mV offset
- 0x489 (hex) or 1 00 1000 1001 (binary) applies a -75mV offset

Step 6	15	14	13	12	11	10	9	8			
Master sends 1 <sup>st</sup> byte of DAC offset register data to select an offset of +75mV	0	0	0	0	0	0	0	0			
						Sign	2 MSBs of 10-bit DAC output level that corresponds to 137 (0x8				

Step 7	9							
XR18910 sends acknowledge	А							
Step 8	7	6	5	4	3	2	1	0

Master sends 2<sup>nd</sup> byte of DAC offset register data to select an offset of +75mV 8 LSBs of 10-bit DAC output level that corresponds to 137 (0x89)

Step 9	9
XR18910 sends acknowledge	A

Step 10	0
Master sends stop condition	P

White Block = host to XR18910, Orange Block = XR18910 to host, Grey Block =



### **LDO Enable / Select (Power to External Bridge Sensors)**

The XR18910 includes an on-board LDO that provides a regulated voltage that can be used to power external input bridge sensors. Two voltage options are available, 3V and 2.65V. The LDO voltage is selected via the I<sup>2</sup>C compatible two-wire serial interface.

When the XR18910 is powered-up, the default LDO voltage is 3V.

When the XR18910 is active (not in sleep mode), the LDO is always on. If the LDO voltage is not used, the LDO output can be left floating. The LDO can either stay on or shut down while the XR18910 is in Sleep Mode.

- Set LDO to shut down while XR18910 is in Sleep Mode to save power
- Set LDO to stay on while XR18910 is in Sleep Mode to improve wake-up time

The LDO voltage and disable setting are selected via I<sup>2</sup>C using the register address 0x07 followed by another byte of data to select the voltage and disable setting. Refer to the Register List in Table 1 and the example below for more information.

Example: The example below illustrates how to select an LDO voltage of 2.65V and keep the LDO enabled during Sleep Mode.

To start communication with the XR18910, repeat steps 1-3 as shown in the Inputs and Input Selection section on page 14.

Step 4	7	6	5	4	3	2	1	0
Master sends address of register to access	0	0	0	0	0	1	1	1
	LDO Settings register address = 0x07							SS

Step 5	9
XR18910 sends acknowledge	A

Since the LDO Settings register was accessed, the XR18910 is expecting another byte of data from the master to complete the command. Refer to the "Byte of Parameter" column in the Register List (Table 1). D0 and D1 are used to select the LDO voltage and enable/disable the LDO during Sleep Mode. Bit 0 (D0) controls the LDO voltage (0: 3V; 1: 2.65V). Bit 1 (D1) is only applicable in Sleep Mode. Bit 1 controls whether the LDO shuts down or stays on during sleep mode (0: Enable; 1: Disable). When the XR18910 is active, the LDO is always on.

Step 6	7	6	5	4	3	2	1	0
Master sends code to select LDO voltage of 2.65V and Enable LDO during Sleep Mode	0	0	0	0	0	0	0	0
							0 = Enable	1 = 2.65V

Step 7 9	
XR18910 sends acknowledge A	

Step 8	0
Master sends stop condition	Р

#### NOTES:

White Block = host to XR18910, Orange Block = XR18910 to host, Grey Block =

### **Current Sense Mode (Monitoring the LDO Current)**

Current Sense Mode is activated via I<sup>2</sup>C using the register address 0x08. When activated, the LDO current is sensed and a proportional voltage is present at the output of the XR18910 (ILDO = VOUT/RL). Current Sense Mode stays active until the XR18910 receives any input select command 0x10, 0x12, 0x14, 0x15, 0x18, 0x1A, 0x1C, or 0x1E).

Current sense mode can be used to monitor the change over time of the bridge impedance.

#### Sleep Mode (Analog Power Down)

Sleep mode is activated via I<sup>2</sup>C using the register address 0x05. When activated, the XR18910 will enter sleep mode. During sleep mode, the analog portion of the XR18910 is disabled. All register settings are retained during sleep mode.

During sleep mode, the nominal supply current will drop below 70µA (with LDO on) and below 45µA (with LDO off).

During sleep mode, the master can read the value in any register that saves a value during sleep mode. The only I<sup>2</sup>C commands that can be received or processed are the SLEEP\_OUT (wake up) command (0x04) and the LDO on/off and voltage command (0x07). All other register addresses will be ignored.

Register address 0x04 is used to return to normal operation (exit Sleep Mode).

By default, the XR18910 is active.



### Typical Application - 8:1 Bridge Sensor Interface

The XR18910 was designed to interface multiple bridge sensors with a microcontroller or FPGA as illustrated in Figure 24.

The bridge output signal is differential ( $V_{O+}$  and  $V_{O-}$ ). Ideally, the unloaded bridge output is zero ( $V_{O+}$  and  $V_{O-}$  are identical). However, in-exact resistive values result in a difference between  $V_{O+}$  and  $V_{O-}$ . This bridge offset voltage can be substantial and vary between sensors. The XR18910 provides the ability to calibrate the bridge offset on each of the 8 bridge sensors using the on-board DAC.




Figure 24. 8:1 Bridge Sensor Interface


#### **Layout Considerations**


General layout and supply bypassing play major roles in high frequency performance. Follow the steps below as a basis for high frequency layout:


- Include 6.8µF and 0.1µF ceramic capacitors for power supply decoupling
- Place the 6.8µF capacitor within 0.75 inches of the power pin
- Place the 0.1µF capacitor within 0.1 inches of the power pin
- Connection to the exposed pad is not required. Exposed pad can be connected to ground (GND).
- Minimize all trace lengths to reduce series inductances



# **Package Description**







Dimensional Ref.					
REF.	Min.	Nom.	Max.		
Α	0.700	0.750	0.800		
A1			0.050		
Α3	0.203 Ref.				
D	3.450	3.500	3.550		
Ε	3.450	3.500	3.550		
D2	2.150	2.200	2.250		
E2	2.150	2.200	2.250		
Ь	0.150	0.200	0.250		
е	0.400 BSC				
L	0.300	0.350	0.400		
Tol. of Form&Position					
aaa	0.10				
bbb	0.10				
ccc	0.10				
ddd	0.05				
eee	0.08				

### Notes

- 1. AU DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER JEDEC MO-220.

### **Ordering Information**

Part Number	Operating Temperature Range	Environmental Rating	Package	Packaging Quantity	
XR18910IL-67				Tray	
XR18910ILMTR-67		-40°C to 85°C  RoHS-compliant halogen free		250/tape and reel	
XR18910ILTR-67				3k/tape and reel	
XR18910IL-66				Tray	
XR18910ILMTR-66				250/tape and reel	
XR18910ILTR-66	4000 1- 0500			3k/tape and reel	
XR18910IL-65	-40°C to 85°C			Tray	
XR18910ILMTR-65					250/tape and reel
XR18910ILTR-65					3k/tape and reel
XR18910IL-64				Tray	
XR18910ILMTR-64				250/tape and reel	
XR18910ILTR-64					3k/tape and reel
XR18910ILEVB	Evaluation board				



48760 Kato Road Fremont, CA 94538 USA Tel.: +1 (510) 668-7000 Fax: +1 (510) 668-7001 Email: hpatechsupport@exar.com

Exar Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. Exar Corporation conveys no license under any patent or other right and makes no representation that the circuits are free of patent infringement. While the information in this publication has been carefully checked, no responsibility, however, is assumed for inaccuracies.

Exar Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Exar Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of Exar Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of Exar Corporation is prohibited. Exar, XR and the XR logo are registered trademarks of Exar Corporation. All other trademarks are the property of their respective owners.

©2016 Exar Corporation