

## ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Voltage (V <sub>IN</sub> )	40V
Collector Supply Voltage (V <sub>c</sub> )	
Logic Inputs	
Analog Inputs	0.3V to V
Source/Sink Load Current (each output)	200mÄ
Reference Load Current	50mA

Note 1. Exceeding these ratings could cause damage to the device.

# THERMAL DATA

J Package:	
Thermal Resistance-Junction to Case, $\theta_{JC}$	25°C/W
Thermal Resistance-Junction to Ambient, $\theta_{JA}$	70°C/W
N Package:	
Thermal Resistance-Junction to Case, $\theta_{JC}$	30°C/W
Thermal Resistance-Junction to Ambient, $\theta_{IA}$	60°C/W
DW Package:	
Thermal Resistance-Junction to Case, $\theta_{JC}$	35°C/W
Thermal Resistance-Junction to Ambient, $\theta_{JA}$	90°C/W
L Package:	
Thermal Resistance-Junction to Case, $\theta_{JC}$	35°C/W
Thermal Resistance-Junction to Ambient, $\theta_{JA}$	

# RECOMMENDED OPERATING CONDITIONS (Note 2)

Input Voltage 8V to	o 35V
Collector Supply Voltage 4.5V to	o 35V
Sink/Source Load Current (each output) 0 to 1	00mA
Reference Load Current 0 to	20mA
Oscillator Frequency Range 1Hz to 5	00kHz
Oscillator Timing Resistor	150k $\Omega$

Logic Sink Current 15r	nA
Operating Junction Temperature	
Hermetic (J, L Packages)150	°C
Plastic (N, DW Packages)150	°C
Storage Temperature Range65°C to 150	°C
Lead Temperature (Soldering, 10 Seconds) 300	°C
RoHS Peak Package Solder Reflow Temp. (40 sec. max. exp.) 260°C (+0,	-5)

Note A. Junction Temperature Calculation:  $T_J = T_A + (P_D \times \theta_{JA})$ .

Note B. The above numbers for  $\theta_{JC}$  are maximums for the limiting thermal resistance of the package in a standard mounting configuration. The  $\theta_{JA}$  numbers are meant to be guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

Oscillator Timing Capacitor	470pF to 20µF
Available Deadtime Range at 40kHz	5% to 50%
Operating Junction Temperature Range:	
SG1526B	55°C to 125°C
SG2526B	25°C to 85°C
SG3526B	0°C to 70°C

Note 2. Range over which the device is functional.

## **ELECTRICAL CHARACTERISTICS**

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for SG1526B with -55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C, SG2526B with -25°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, SG3526B with 0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C, and V<sub>IN</sub> = 15V. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Test Conditions	SG15	SG1526B/2526B			SG3526B		
Falalletei	Test conditions		Тур.	Max.	Min.	Тур.	Max.	Units
Reference Section (Note 3)								
Output Voltage	T <sub>1</sub> = 25°C	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation	$V_{IN} = 8 \text{ to } 35 \text{V}$		7	10		10	20	mV
Load Regulation	$I_1 = 0$ to 20mA		10	20		10	25	mV
Temperature Stability (Note 9)	Över Operating T		15	50		15	50	mV
Total Output Voltage Range (Note 9)	, i i i i i i i i i i i i i i i i i i i	4.90	5.00	5.10	4.85	5.00	5.15	V
Short Circuit Current	$V_{REF} = 0V$	25	50	125	25	50	125	mA
Undervoltage Lockout Section								
RESET Output Voltage	$V_{REF} = 3.8V$		0.2	0.4		0.2	0.4	V
RESET Output Voltage	$V_{\text{REF}}^{\text{NLL}} = 4.8 \text{V}$	2.4	4.8		2.4	4.8		V



## ELECTRICAL CHARACTERISTICS (continued)


Parameter	ameter Test Conditions SG1526B/2526						Unit	
rarameter	Test conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	
Oscillator Section (Note 4)								_
Initial Accuracy	$T_1 = 25^{\circ}C$		±3	±8		±3	±8	%
Voltage Stability	$V_{IN} = 8 \text{ to } 35 \text{V}$		0.5	1.0		0.5	1.0	%
Temperature Stability (Note 9)	Over Operating T		7	10		3	5	%
Minimum Frequency (Note 9)	$R_{T} = 150 k\Omega, C_{T} = 20 \mu F$			1.0			1.0	Hz
Maximum Frequency	$R_{T} = 2k\Omega, C_{T} = 470pF$	500			500			kH:
Sawtooth Peak Voltage	$V_{IN} = 35V$	2.5	3.0	3.5	2.5	3.0	3.5	V
Sawtooth Valley Voltage	$V_{IN}^{IN} = 8V$	0.5	1.0	1.1	0.5	1.0	1.1	V
SYNC Pulse Width	$R_{L}^{\parallel} = 2.0 k\Omega$ to $V_{REF}$		1.0	2		1.0	2	μs
Error Amplifier Section (Note 5)	L NEF				I			. ·
Input Offset Voltage	$R_{s} \leq 2k\Omega$		2	5		2	10	m∖
Input Bias Current			-350	-1000		-350	-2000	nA
Input Offset Current			35	1000		35	200	nA
DC Open Loop Gain	$R_1 \ge 10M\Omega$	64	72	100	60	72	200	dB
High Output Voltage	$V_{\text{PIN1}} - V_{\text{PIN2}} \ge 150 \text{mV}, I_{\text{SOURCE}} = 100 \mu \text{A}$	3.6	4.2		3.6	4.2		
Low Output Voltage	$V_{\text{PIN1}} - V_{\text{PIN2}} \ge 150 \text{mV}, I_{\text{SOURCE}} = 100 \mu \text{A}$	0.0	0.2	0.4	0.0	0.2	0.4	v
Common Mode Rejection	$ \mathbf{R}_{s} ^{2} \leq 2k\Omega$	70	94	0.4	70	94	0.4	dE
Supply Voltage Rejection	$V_{\rm IN} = 8V$ to 35V	66	80		66	80		dE
PWM Comparator Section (Note		00	00		00	00		
Minimum Duty Cycle				0			0	%
Maximum Duty Cycle	$V_{\text{COMPENSATION}} = 0.4V$	45	49	0	45	49	0	%
	V <sub>COMPENSATION</sub> = 3.6V	40	49		45	49		/0
Digital Ports (SYNC, SHUTDOW	VN, and RESET)							
HIGH Output Voltage	$I_{SOURCE} = 40 \mu A$	2.4	4		2.4	4		V
LOW Output Voltage	I <sub>SINK</sub> = 3.6mA		0.2	0.4		0.2	0.4	V
HIGH Input Current	V <sub>IH</sub> = 2.4V		-125	-200		-125	-200	μA
LOW Input Current	$V_{IL}^{""} = 0.4V$		-225	-360		-225	-360	μΑ
SHUTDOWN Delay to Output	(Note9)			200			200	ns
<b>Current Limit Comparator Sec</b>	tion (Note 6)							
Sense Voltage	$R_s \le 50\Omega$	90	100	110	80	100	120	m۷
Input Bias Current			-3	-10		-3	-10	μA
Delay to Output (Note 9)				400			400	ns
Soft-Start Section								
Error Clamp Voltage	$\overline{RESET} = 0.4 V$		0.1	0.4.		0.1	0.4.	V
Cs Charging Current	$\overline{RESET} = 2.4 V$	50	100	150	50	100	150	μA
Output Drivers (each output) (				1				
HIGH Output Voltage	I <sub>SOURCE</sub> = 20mA	12.5	13.5		12.5	13.5		V
	I <sub>SOURCE</sub> = 100mA	12	13		12	13		v
LOW Output Voltage	$I_{SINK} = 20 \text{mA}$		0.2	0.3		0.2	0.3	V
	$I_{\text{SINK}} = 100\text{mA}$		1.2	2		1.2	2	v
Collector Leakage	$V_c = 40V$		50	150		50	150	μA
Rise Time	$C_{1} = 1000 \text{pF}$		0.3	0.4		0.3	0.4	μs
Fall Time	$C_1 = 1000 \text{pF}$		0.0	0.15		0.1	0.15	μs
			0.1	0.10		0.1	0.10	μο
Power Consumption Section (N			40	00		40	00	
Standby Current	SHUTDOWN = 0.4V		18	30		18	30	m A

Note 3.  $T_{L} = 0.01 \text{A}$ Note 4.  $F_{OSC} = 40 \text{kHz} (R_{T} = 4.12 \text{k}\Omega \pm 1\%, C_{T} = .01 \mu \text{F} \pm 1\%, R_{D} = 0\Omega)$ Note 5.  $V_{CM} = 0$  to 5.2V Note 6.  $V_{CM} = 0$  to 12V


Note 7.  $V_c = 15V$ Note 8.  $V_{|N|} = 35V$ Note 9. These parameters, although guaranteed over the recommended operating conditions, are not tested in production.



## **CHARACTERISTIC CURVES**



REFERENCE VOLTAGE VS. SUPPLY VOLTAGE



REFERENCE TEMPERATURE STABILITY






FIGURE 3. REFERENCE SHORT CIRCUIT








FIGURE 4. REFERENCE RIPPLE REJECTION

FIGURE 1.







FIGURE 2.









FIGURE 7. SOFTSTART TIME CONSTANT VS.  $\rm C_S$ 

FIGURE 8. CURRENT LIMIT TRANSFER FUNCTION


FIGURE 9. COMPARATOR INPUT TO DRIVER OUTPUT DELAY



### CHARACTERISTIC CURVES (continued)



STANDBY CURRENT VS. SUPPLY VOLTAGE



OUTPUT DRIVER DEADTIME VS. C<sub>T</sub> VALUE






FIGURE 12. OUTPUT DRIVER DEADTIME VS. R<sub>D</sub> VALUE








FIGURE 13. SUPPLY CURRENT VS. OUTPUT FREQUENCY





FIGURE 14. SUPPLY CURRENT VS. OUTPUT FREQUENCY









FIGURE 16. OSCILLATOR FREQUENCY TEMPERATURE STABILITY

FIGURE 17. OUTPUT DRIVER SATURATION VOLTAGE

FIGURE 18. SHUTDOWN INPUT TO DRIVER OUTPUT DELAY



### CHARACTERISTIC CURVES (continued)




### **APPLICATION INFORMATION**

### **VOLTAGE REFERENCE**

The reference regulator of the SG1526B is a "band-gap" type; that is, the precision +5 volt output is derived from the very predictable base-emitter voltage of an NPN transistor. Since this is a sub-surface phenomenon, the resulting output exhibits excellent stability compared to earlier surface-breakdown Zener designs.

The reference output is stabilized at input voltages as low as +8 volts, and can provide up to 20mA of load current to external circuitry. An external PNP transistor can be used to boost the available current to many hundreds of mA. A rugged low-frequency audiotype transistor should be used, and lead lengths between the PWM and transistor should be as short as possible to minimize the risk of oscillation.



EXTENDING REFERENCE OUTPUT CURRENT

FIGURE 20

## UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit protects the SG1526B and the power devices it controls from inadequate supply voltage. If +V<sub>IN</sub> is too low, the circuit disables the output drivers and holds the RESET pin LOW. This prevents spurious output pulses while the control circuitry is stabilizing, and holds the soft-start timing capacitor in a discharged state.

The circuit consists of a merged bandgap reference and comparator circuit which is active when the reference voltage has risen to  $2V_{BE}$  or 1.2 volts at 25°C. When the reference voltage rises to approximately +4.4 volts, the circuit enables the output drivers and releases the RESET pin, allowing a normal softstart. The comparator has 200mV of hysteresis to minimize oscillation at the trip point. When +V<sub>IN</sub> to the PWM is removed and the reference drops to +4.2 volts, the undervoltage circuit pulls RESET LOW again. The soft-start capacitor is immediately discharged, and the PWM is ready for another soft-start cycle.





FIGURE 21. SIMPLIFIED UNDERVOLTAGE LOCKOUT

The SG1526B can operate from a +5 volt supply regulated to within ±4% by connecting the  $V_{REF}$  pin to the +V<sub>IN</sub> pin.

### SOFT-START CIRCUIT

The soft-start circuit protects the power transistors and rectifier diodes from high current surges during power supply turn-on. When <u>supply</u> voltage is first applied to the SG1526B, the undervoltage lockout circuit holds RESET LOW with Q3. Q1 is turned on, which holds the soft-start capacitor voltage at zero. The second collector of Q1 clamps the output of the error amplifier to ground, guaranteeing zero duty cycle at the driver outputs. When the supply voltage reaches normal operating range, RESET will go HIGH. Q1 turns off, allowing the internal 100µA current source to charge C<sub>s</sub>. Q2 clamps the error amplifier output to 1.0 V<sub>BE</sub> above the voltage on C<sub>s</sub>. As the soft-start voltage ramps up to +5 volts, the duty cycle of the PWM linearly increases to whatever value the voltage regulation loop requires for an error null. Figure 7 gives the timing relationship between C<sub>s</sub> ramp time to 100% duty cycle.





#### **APPLICATION INFORMATION** (continued)

### **DIGITAL CONTROL PORTS**

The three digital control ports of the SG1526B are bidirectional. Each pin can drive TTL and 5 volt CMOS logic directly, up to a fan-out of 10 low-power Schottky gates. Each pin can also be directly driven by open-collector TTL, open-drain CMOS, and open-collector voltage comparators, fan-in is equivalent to 1 low-power Schottky gate. Each port is normally HIGH; the pin is pulled LOW to activate the particular function. Driving SYNC LOW initiates a discharge cycle in the oscillator. Pulling SHUTDOWN LOW immediately inhibits all PWM output pulses. Holding RESET LOW discharges the soft-start capacitor. The logic threshold is +1.1 volts at +25°C. Noise immunity can be gained at the expense of fan-out with an external 2k pull-up resistor to +5V.



The oscillator is programmed for frequency and dead time with three components:  $R_{T} C_{T}$ , and  $R_{D}$ . Two waveforms are generated: a sawtooth waveform at pin 10 for pulse width modulation, and a logic clock at pin 12. The following procedure is recommended for choosing timing values:


- 1. With  $R_D = 0\Omega$  (pin 11 shorted to ground) select values for  $R_T$  and  $C_T$  from Figure 19 to give the desired oscillator period. Remember that the frequency at each driver output is half the oscillator frequency, and the frequency at the +V<sub>c</sub> terminal is the same as the oscillator frequency.
- 2. If more dead time is required, select a larger value of  $R_{\rm D}$  using Figure 12 as a guide. At 40 kHz dead time increases by 300 ns/ $\Omega$ .
- Increasing the dead time will cause the oscillator frequency to decrease slightly. Go back and decrease the value of R<sub>T</sub> slightly to bring the frequency back to the nominal design value.

The SG1526B can be synchronized to an external logic clock by programming the oscillator to free-run at a frequency 10% slower than the sync frequency. A periodic LOW logic pulse approximately 0.5  $\mu$ Sec wide at the SYNC pin will then lock the oscillator to the external frequency.

#### ERROR AMPLIFIER

The error amplifier is a transconductance design, with an output impedance of 2 megohms. Since all voltage gain takes place at the output pin, the open-loop gain/frequency characteristics can be controlled with shunt reactance to ground. When compensated for unity-gain stability with 100 pF, the amplifier has an open-loop pole at 400 Hz.

The input connections to the error amplifier and determined by the polarity of the switching supply output voltage. For positive supplies, the common-mode voltage is +5.0 volts and the feedback connections in Figure 25A are used. With negative supplies, the common-mode voltage is ground and the feedback divider is connected between the negative output and the +5.0 volt reference voltage, as shown in Figure 25B.



Multiple devices can be synchronized together by programming one master unit for the desired frequency, and then sharing its sawtooth and clock waveforms with the slave units. All C<sub>T</sub> terminals are connected to the C<sub>T</sub> pin of the master, and all <u>SYNC</u> terminals are likewise connected to the <u>SYNC</u> pin of the master. Slave R<sub>T</sub> terminals should not be left open; at least 50k should be connected from each pin to ground. Slave R<sub>D</sub> terminals may be either left open or grounded.




FIGURE 24. OSCILLATOR CONNECTIONS AND WAVEFORMS




FIGURE 25. ERROR AMPLIFIER CONNECTIONS




### APPLICATION INFORMATION (continued)

### **OUTPUT DRIVERS**

The totem-pole output drivers of the SG1526B are designed to source and sink 100mA continuously and 200mA peak. Loads can be driven either from the output pins 13 and 16,

or from the  $+V_c$  pin, as required. Curves for the saturation voltage at these outputs as a function of load current are found in Figure 17.





## CONNECTION DIAGRAMS & ORDERING INFORMATION (See Notes Below)

Package	Part No.	Ambient Temperature Range	Connection Diagram
18-PIN CERAMIC DIP J - PACKAGE	SG1526BJ-883B SG1526BJ-JAN SG1526BJ-DESC SG1526BJ SG2526BJ SG3526BJ	-55°C to 125°C -55°C to 125°C -55°C to 125°C -55°C to 125°C -25°C to 125°C -25°C to 85°C 0°C to 70°C	+ ERROR $\begin{bmatrix} 1 \\ 18 \end{bmatrix}$ V <sub>REF</sub> - ERROR $\begin{bmatrix} 2 \\ 17 \end{bmatrix}$ +V <sub>N</sub> COMPENSATION $\begin{bmatrix} 3 \\ 16 \end{bmatrix}$ OUTPUT B C <sub>SOFTSTART</sub> $\begin{bmatrix} 4 \\ 15 \end{bmatrix}$ GROUND RESET $\begin{bmatrix} 5 \\ 14 \end{bmatrix}$ V <sub>COLLECTOR</sub> - CURRENT SENSE $\begin{bmatrix} 6 \\ 13 \end{bmatrix}$ OUTPUT A + CURRENT SENSE $\begin{bmatrix} 7 \\ 12 \end{bmatrix}$ SYNC
18-PIN PLASTIC DIP N - PACKAGE	SG2526BN SG3526BN	-25°C to 85°C 0°C to 70°C	SHUTDOWN 8 11 R R D R D R D D C N N N Package: ROHS Compliant / Pb-free Transition DC: 0503 N Package: ROHS / Pb-free 100% Matter Tin Lead Finish
18-PIN WIDE BODY PLASTIC SOIC DW - PACKAGE	SG2526BDW SG3526BDW	-25°C to 85°C 0°C to 70°C	+ERROR $ $ 1 18 $V_{REF}$ -ERROR 2 17 $+V_{N}$ COMPENSATION 3 16 OUTPUT B C_{SOFISTART} 4 15 GROUND -CURRENT SENSE 6 13 OUTPUT A + CURRENT SENSE 7 12 SYNC SHUTDOWN 8 11 R <sub>DEADTIME</sub> 9 10 C <sub>T</sub> DW Package: RoHS Compliant / Pb-free Transition DC: 0516 DW Package: RoHS / Pb-free 100% Matte Tin Lead Finish
20-PIN CERAMIC LEADLESS CHIP CARRIER L- PACKAGE	SG1526BL-883B SG1526BL	-55°C to 125°C -55°C to 125°C	1. N.C. 3 2 1 20 19 11. C <sub>T</sub> 2. +ERROR 4 11. C <sub>T</sub> 12. R <sub>DEADTIME</sub> 12. R <sub>DEADTIME</sub> 3ERROR 4 11. C <sub>T</sub> 12. R <sub>DEADTIME</sub> 13. SYNC   4. COMP 5 5 17 14. OUTPUT A   5. C <sub>SOFTSTART</sub> 6 16 15. +V <sub>COLLECTOR</sub> 6. RESET 7 15 17. GROUND   8. + C.S. 8 19. +V <sub>N</sub> 19. +V <sub>N</sub> 10. R <sub>T</sub> 9 10 11 12 13 20. V <sub>REF</sub>

Note 1. Contact factory for JAN and DESC product availability.


Note 2. All parts are viewed from the top.

Note 3. Hermetic Packages J and L use Pb37/SN63 hot solder lead finish, contact factory for availability of RoHS versions.



## PACKAGE OUTLINE DIMENSIONS


Controlling dimensions are in inches, metric equivalents are shown for general information.



	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
А	-	24.38	-	0.960
В	5.59	7.11	0.220	0.280
С	-	5.08	-	0.200
D	0.38	0.51	0.015	0.020
F	1.02	1.77	0.040	0.070
G	2.54	BSC	0.100	BSC
Н	-	2.03	-	0.080
J	0.20	0.38	0.008	0.015
K	3.18	5.08	0.125	0.200
L	7.37	7.87	0.290	0.310
М	-	15°	-	15°

**Note:** Dimensions do not include protrusions; these shall not exceed 0.155mm (0.006") on any side. Lead dimension shall not include solder coverage.

### Figure 29 · J 18-Pin CERDIP Package Dimensions



Dim	MILLIME	ETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
D/E	8.64	9.14	0.340	0.360		
E3	-	8.128	-	0.320		
е	1.270	BSC	0.050	) BSC		
B1	0.635	TYP	0.025 TYP			
L	1.02	1.52	0.040	0.060		
Α	1.626	2.286	0.064	0.090		
h	1.016	TYP	0.04	0 TYP		
A1	1.372	1.68	0.054	0.066		
A2	-	1.168	-	0.046		
L2	1.91	2.41	0.075	0.95		
B3	0.20	3R	0.008R			


**Note:** All exposed metalized area shall be gold plated 60 μ-inch minimum thickness over nickel plated unless otherwise specified in purchase order.

#### Figure 30 · L 20-Pin Ceramic LCC Package Dimensions

Downloaded from Arrow.com.




### PACKAGE OUTLINE DIMENSIONS (continued)



**Note:** Dimensions do not include mold flash or protrusions; these shall not exceed 0.155mm (0.006") on any side. Lead dimension shall not include solder coverage.

Figure 31 · DW 18-Pin Plastic Wide-body SOIC (SOWB) Package Dimensions



Dim	MILLIM	ETERS	INCHES		
Dim	MIN	MAX	MIN	MAX	
А		5.33		0.210	
A1	0.38		0.015		
A2	3.30	Тур	0.130	О Тур	
b	0.36	0.56	0.014	0.022	
b1	1.14	1.78	0.045	0.070	
с	0.20	0.36	0.008	0.014	
D	22.35	23.34	0.880	0.920	
е	2.54	BSC	0.100	BSC	
E	7.62	8.26	0.300	0.325	
E1	6.10	7.11	0.240	0.280	
L	2.92	3.81	0.115	0.150	
М	-	15°	-	15°	

**Note:** Dimensions do not include mold flash or protrusions; these shall not exceed 0.155mm (0.006") on any side. Lead dimension shall not include solder coverage.

#### Figure 32 · N 18-Pin Plastic Dual Inline Package Dimensions



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 E-mail: sales.support@microsemi.com Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 3,400 employees globally. Learn more at www.microsemi.com.

© 2014 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.