

## Figure 2 - Pin Connections

## **Change Summary**

Changes from the May 2005 issue to the September 2011 issue.

Page	ltem	Change
1	Ordering Information	Removed leaded packages as per PCN notice.

## **Pin Description**

Pin #	Name	Description
1	AY2	AY2 Address Line (Input).
2	STROBE	<b>STROBE (Input)</b> : enables function selected by address and data. Address must be stable before STROBE goes high and DATA must be stable on the falling edge of the STROBE. Active High.
3	V <sub>EE</sub>	Negative Power Supply.
4	DATA	<b>DATA (Input)</b> : a logic high input will turn on the selected switch and a logic low will turn off the selected switch. Active High.
5	V <sub>SS</sub>	Digital Ground Reference.
6-9	X0, X2, X4, X6	<b>X0, X2, X4 and X6 Analog (Inputs/Outputs):</b> these are connected to the X0, X2, X4 and X6 rows of the switch array.
10	RESET	Master RESET (Input): this is used to turn off all switches. Active High.
11-18	Y7 - Y0	<b>Y7 - Y0 Analog (Inputs/Outputs):</b> these are connected to the Y0 - Y7 columns of the switch array.
19	V <sub>DD</sub>	Positive Power Supply.

Pin #	Name	Description
20-23		<b>X7, X5, X3 and X1 Analog (Inputs/Outputs):</b> these are connected to the X7, X5, X3 and X1 rows of the switch array.
24-26	AX0- AX2	AX0 - AX2 Address Lines (Inputs).
27,28	AY0, AY1	AY0 and AY1 Address Lines (Inputs).

### **Pin Description**

# **Functional Description**

The MT8808 is an analog switch matrix with an array size of 8 x 8. The switch array is arranged such that there are 8 columns by 8 rows. The columns are referred to as the Y inputs/outputs and the rows are the X inputs/outputs. The crosspoint analog switch array will interconnect any X I/O with any Y I/O when turned on and provide a high degree of isolation when turned off. The control memory consists of a 64 bit write only RAM in which the bits are selected by the address inputs (AY0-AY2, AX0-AX2). Data is presented to the memory on the DATA input. Data is asynchronously written into memory whenever the STROBE input is high and is latched on the falling edge of STROBE. A logical "1" written into a memory cell turns the corresponding crosspoint switch on and a logical "0" turns the crosspoint off. Only the crosspoint switches corresponding to the addressed memory location are altered when data is written into memory. The remaining switches retain their previous states. Any combination of X and Y inputs/outputs can be interconnected by establishing appropriate patterns in the control memory. A logical "1" on the RESET input will asynchronously return all memory locations to logical "0" turning off all crosspoint switches. Two voltage reference pins (V<sub>SS</sub> and V<sub>EE</sub>) are provided for the MT8808 to enable switching of negative analog signals. The range for digital signals is from V<sub>DD</sub> to V<sub>SS</sub> while the range for analog signals is from V<sub>DD</sub> to V<sub>EE</sub>. V<sub>SS</sub> and V<sub>EE</sub> pins can be tied together if a single voltage reference is needed.

# Address Decode

The six address inputs along with the STROBE are logically ANDed to form an enable signal for the resettable transparent latches. The DATA input is buffered and is used as the input to all latches. To write to a location, RESET must be low while the address and data are set up. Then the STROBE input is set high and then low causing the data to be latched. The data can be changed while STROBE is high, however, the corresponding switch will turn on and off in accordance with the DATA input. DATA must be stable on the falling edge of STROBE in order for correct data to be written to the latch.

	Parameter	Symbol	Min.	Max.	Units
1	Supply Voltage	V <sub>DD</sub> V <sub>SS</sub>	-0.3 -0.3	15.0 V <sub>DD</sub> +0.3	V V
2	Analog Input Voltage	V <sub>INA</sub>	-0.3	V <sub>DD</sub> +0.3	V
3	Digital Input Voltage	V <sub>IN</sub>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
4	Current on any I/O Pin	I		±15	mA
5	Storage Temperature	Τ <sub>S</sub>	-65	+150	°C
6	Package Power Dissipation PLASTIC DIP	P <sub>D</sub>		0.6	W

#### Absolute Maximum Ratings\*- Voltages are with respect to V<sub>EE</sub> unless otherwise stated.

\* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

# Recommended Operating Conditions - Voltages are with respect to $V_{\text{EE}}$ unless otherwise stated.

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	Operating Temperature	Τ <sub>Ο</sub>	-40	25	85	°C	
2	Supply Voltage	V <sub>DD</sub> V <sub>SS</sub>	4.5 V <sub>EE</sub>		13.2 V <sub>DD</sub> -4.5	V V	
3	Analog Input Voltage	V <sub>INA</sub>	$V_{EE}$		V <sub>DD</sub>	V	
4	Digital Input Voltage	V <sub>IN</sub>	$V_{SS}$		V <sub>DD</sub>	V	

# **DC Electrical Characteristics**<sup>†</sup>- Voltages are with respect to $V_{EE} = V_{SS} = 0$ V, $V_{DD} = 12$ V unless otherwise stated.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Quiescent Supply Current	I <sub>DD</sub>		1	100	μA	All digital inputs at $V_{IN} = V_{SS}$ or $V_{DD}$
				0.4	1.5	mA	All digital inputs at V <sub>IN</sub> = 2.4 + V <sub>SS</sub> ; V <sub>SS</sub> = 7.0 V
				5	15	mA	All digital inputs at $V_{IN}$ = 3.4 V
2	Off-state Leakage Current (See G.9 in Appendix)	I <sub>OFF</sub>		±1	±500	nA	IV <sub>Xi</sub> - V <sub>Yj</sub> I = V <sub>DD</sub> - V <sub>EE</sub> See Appendix, Fig. A.1
3	Input Logic "0" level	V <sub>IL</sub>			0.8+V <sub>S</sub> s	V	$V_{SS} = 7.5 \text{ V}; \text{ V}_{EE} = 0 \text{ V}$
4	Input Logic "1" level	V <sub>IH</sub>	2.0+V <sub>SS</sub>			V	$V_{SS} = 6.5V; V_{EE} = 0 V$
5	Input Logic "1" level	V <sub>IH</sub>	3.3			V	
6	Input Leakage (digital pins)	I <sub>LEAK</sub>		0.1	10	μA	All digital inputs at $V_{IN} = V_{SS}$ or $V_{DD}$

† DC Electrical Characteristics are over recommended temperature range.
‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

	Characteristics	Sym.	Sym. 25°C		C 70°C		85	5°C	Units	Test Conditions
			Тур.	Max.	Тур.	Max.	Тур.	Max.		
	$\begin{array}{llllllllllllllllllllllllllllllllllll$	R <sub>ON</sub>	45 55 120	65 75 185		75 85 215		80 90 225	Ω	$V_{SS}=V_{EE} = 0 V, V_{DC} = V_{DD}/2,$ $IV_{Xi}-V_{Yj}I = 0.4 V$ See Appendix, Fig. A.2
2	Difference in on-state resistance between two switches (See G.4 in Appendix)	∆R <sub>ON</sub>	5	10		10		10		$\label{eq:VDD} \begin{split} &V_{DD} = 12 V, \ V_{SS} = V_{EE} = 0, \\ &V_{DC} = V_{DD}/2, \\ &IV_{Xi} - V_{Yj}I = 0.4 V \\ &See \ Appendix, \ Fig. \ A.2 \end{split}$

## $\label{eq:DC} \textbf{DC Electrical Characteristics-Switch Resistance} \ \text{-} \ \text{V}_{\text{DC}} \ \text{is the external DC offset applied at the analog I/O pins.}$

AC Electrical Characteristics<sup>†</sup> - Crosspoint Performance-Voltages are with respect to V<sub>DD</sub>=5V, V<sub>SS</sub>=0V, V<sub>EE</sub>=-7V, unless otherwise stated.


	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Switch I/O Capacitance	CS		20		pF	f = 1 MHz
2	Feedthrough Capacitance	C <sub>F</sub>		0.2		pF	f = 1 MHz
3	Frequency Response Channel "ON" 20LOG(V <sub>OUT</sub> /V <sub>Xi</sub> )=-3 dB	F <sub>3dB</sub>		45		MHz	Switch is "ON"; $V_{INA} = 2 Vpp$ sinewave; $R_L = 1 k\Omega$ See Appendix, Fig. A.3
4	Total Harmonic Distortion (See G.5, G.6 in Appendix)	THD		0.01		%	Switch is "ON"; $V_{INA} = 2 Vpp$ sinewave f = 1kHz; $R_L=1 k\Omega$
5	Feedthrough Channel "OFF" Feed.=20LOG (V <sub>OUT</sub> /V <sub>Xi</sub> ) (See G.8 in Appendix)	FDT		-95		dB	All Switches "OFF"; $V_{INA}$ = 2Vpp sinewave f = 1 kHz; $R_L$ = 1 k $\Omega$ . See Appendix, Fig. A.4
6	Crosstalk between any two channels for switches Xi-Yi	X <sub>talk</sub>		-45		dB	$V_{INA}$ = 2 Vpp sinewave f = 10 MHz; R <sub>L</sub> = 75 Ω.
	and Xj-Yj.			-90		dB	$V_{INA}$ = 2 Vpp sinewave f = 10 kHz; R <sub>L</sub> = 600 Ω.
	Xtalk=20LOG (V <sub>Yj</sub> /V <sub>Xi</sub> ). (See G.7 in Appendix).			-85		dB	$V_{INA}$ = 2 Vpp sinewave f = 10kHz; R <sub>L</sub> = 1 kΩ.
				-80		dB	$V_{INA}$ =2Vpp sinewave f = 1 kHz; R <sub>L</sub> = 10 k $\Omega$ . Refer to Appendix, Fig. A.5 for test circuit.
7	Propagation delay through switch	t <sub>PS</sub>			30	ns	$R_L = 1 \text{ k}\Omega; C_L = 50 \text{ pF}$

† Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
 ‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.
 Crosstalk measurements are for Plastic DIPS only, crosstalk values for PLCC packages are approximately 5 dB better.

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Control Input crosstalk to switch (for CS, DATA, STROBE, Address)	CX <sub>talk</sub>		30		mVpp	$V_{IN} = 3 V$ squarewave; $R_{IN} = 1 k\Omega$ , $R_{L} = 10 k\Omega$ . See Appendix, Fig. A.6
2	Digital Input Capacitance	C <sub>DI</sub>		10		pF	f = 1 MHz
3	Switching Frequency	F <sub>O</sub>			20	MHz	
4	Setup Time DATA to STROBE	t <sub>DS</sub>	10			ns	$R_L = 1 k\Omega$ , $C_L = 50 pF$ Å
5	Hold Time DATA to STROBE	t <sub>DH</sub>	10			ns	$R_L = 1 k\Omega$ , $C_L = 50 pF Å$
6	Setup Time Address to STROBE	t <sub>AS</sub>	10			ns	$R_L$ = 1 kΩ, $C_L$ =50 pF Å
7	Hold Time Address to STROBE	t <sub>AH</sub>	10			ns	$R_L$ = 1 kΩ, $C_L$ = 50 pF Å
8	STROBE Pulse Width	t <sub>SPW</sub>	20			ns	$R_L = 1 k\Omega$ , $C_L = 50 pF$ Å
9	RESET Pulse Width	t <sub>RPW</sub>	40			ns	$R_L = 1 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$ Å
10	STROBE to Switch Status Delay	t <sub>S</sub>		40	100	ns	$R_L = 1 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$ Å
11	DATA to Switch Status Delay	t <sub>D</sub>		50	100	ns	$R_L = 1 k\Omega$ , $C_L = 50 pF$ Å
12	RESET to Switch Status Delay	t <sub>R</sub>		35	100	ns	$R_{L} = 1 k\Omega, C_{L} = 50 pF Å$

AC Electrical Characteristics<sup>†</sup> - Control and I/O Timings- Voltages are with respect to  $V_{DD}$ =5V,  $V_{SS}$ =0V, V<sub>EE</sub>=-7V, unless otherwise stated.

† Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
 Digital Input rise time (tr) and fall time (tf) = 5 ns.
 ‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.
 Å Refer to Appendix, Fig. A.7 for test circuit.



### Figure 3 - Control Memory Timing Diagram

\* See Appendix, Fig. A.7 for switching waveform

AY2	AY1	AY0	AX2	AX1	AX0	Connection	AY2	AY1	AY0	AX2	AX1	AX0	Connection
0	0	0	0	0	0	X0 Y0	1	0	0	0	0	0	X0 Y4
0	0	0	0	0	1	X1 Y0	1	0	0	0	0	1	X1 Y4
0	0	0	0	1	0	X2 Y0	1	0	0	0	1	0	X2 Y4
0	0	0	0	1	1	X3 Y0	1	0	0	0	1	1	X3 Y4
0	0	0	1	0	0	X4 Y0	1	0	0	1	0	0	X4 Y4
0	0	0	1	0	1	X5 Y0	1	0	0	1	0	1	X5 Y4
0	0	0	1	1	0	X6 Y0	1	0	0	1	1	0	X6 Y4
0	0	0	1	1	1	X7 Y0	1	0	0	1	1	1	X7 Y4
0	0	1	0	0	0	X0 Y1	1	0	1	0	0	0	X0 Y5
0	0	1	0	0	1	X1 Y1	1	0	1	0	0	1	X1 Y5
0	0	1	0	1	0	X2 Y1	1	0	1	0	1	0	X2 Y5
0	0	1	0	1	1	X3 Y1	1	0	1	0	1	1	X3 Y5
0	0	1	1	0	0	X4 Y1	1	0	1	1	0	0	X4 Y5
0	0	1	1	0	1	X5 Y1	1	0	1	1	0	1	X5 Y5
0	0	1	1	1	0	X6 Y1	1	0	1	1	1	0	X6 Y5
0	0	1	1	1	1	X7 Y1	1	0	1	1	1	1	X7 Y5
0	1	0	0	0	0	X0 Y2	1	1	0	0	0	0	X0 Y6
0	1	0	0	0	1	X1 Y2	1	1	0	0	0	1	X1 Y6
0	1	0	0	1	0	X2 Y2	1	1	0	0	1	0	X2 Y6
0	1	0	0	1	1	X3 Y2	1	1	0	0	1	1	X3 Y6
0	1	0	1	0	0	X4 Y2	1	1	0	1	0	0	X4 Y6
0	1	0	1	0	1	X5 Y2	1	1	0	1	0	1	X5 Y6
0	1	0	1	1	0	X6 Y2	1	1	0	1	1	0	X6 Y6
0	1	0	1	1	1	X7 Y2	1	1	0	1	1	1	X7 Y6
0	1	1	0	0	0	X0 Y3	1	1	1	0	0	0	X0 Y7
0	1	1	0	0	1	X1 Y3	1	1	1	0	0	1	X1 Y7
0	1	1	0	1	0	X2 Y3	1	1	1	0	1	0	X2 Y7
0	1	1	0	1	1	X3 Y3	1	1	1	0	1	1	X3 Y7
0	1	1	1	0	0	X4 Y3	1	1	1	1	0	0	X4 Y7
0	1	1	1	0	1	X5 Y3	1	1	1	1	0	1	X5 Y7
0	1	1	1	1	0	X6 Y3	1	1	1	1	1	0	X6 Y7
0	1	1	1	1	1	X7 Y3	1	1	1	1	1	1	X7 Y7
					Table	1 - Address	Dagad	A Trutk	Table				

Table 1 - Address Decode Truth Table

	APPRD.	ACN	ISSUE	© Zarlink	ούττα κτα	
	ų	5958 15Aua94		Semiconducto	, of	
	-	5958 207469 5Aug94 10Sep99	2	Zarlink Semiconductor 2002 All rights reserved	tes: All dimensions and tole Dimensions D1 and E1 Allowable mould protrusio parting line, that is D1 condition at the upper Controlling dimensions "N" is the number of Not To Scale Dimension R required f	
		212422 22Mar02	ى	s reserved.	toler E1 s D1rus of t of t	
					tes: All dimensions and tolerances conform to ANS Dimensions D1 and E1 do not include mould Allowable mould protrusion is 0.010" per side. include mould protrusion mismatch and are d parting line, that is D1 and E1 are measured condition at the upper or lower parting line. Controlling dimensions in Inches. "N" is the number of terminals. Not To Scale Dimension R required for 120" minimum bend.	
					form to ANS clude mould 0" per side. 1) and are d 2) measured 2) m	
		₩N	, /		ANSI Y14.5M—19 JId protrusions. de. Dimensions determined a ed at the extr e. nd.	→   a   <del>~</del> →   <sup>00</sup>  →
		SEMICONDUCTOR			seat prm to ANSI Y14.5M-1982 ude mould protrusions. " per side. Dimensions D1 c and are determined at the measured at the extreme in rting line. "ting line.	
		UCTOR			 Seating Plane Sions sions D1 and E1 ed at the extreme material	
			Previous			<sup>4</sup> <sup>b</sup> D2/E2 <sup>b</sup> D2/E2 <sup>c</sup> C2/E2
		HP	package codes			
		ס	codes			Symbol A A D D D Conforms
			P	Pa		Control Dimensions in inches MIN MAX 0.165 0.180 0.090 0.120 0.062 0.083 0.042 0.083 0.0450 0.456 0.450 0.456 0.450 0.456 0.026 0.032 0.013 0.021 0.050 BSC Pin fec 7 7 22 28 28 28 28 28 28 28 28 28 28 28 28
	GP	28	Package Outline	Package Code		
	GPD00002	leac	qe (	de QA		ren. Dimensions in millimetres MIN MAX 1.19 4.57 2.29 3.05 5.57 2.11 .57 2.11 .57 2.11 .57 2.11 .57 2.11 .2.32 12.57 1.43 11.58 1.85 5.56 1.85 5.56 0.81 1.27 BSC rres IISAB Iss. A
	002	lead PLCC	)utlin	$\square$		
			e for			
nloade	d from A	rrow.com.				

ase Plane			Conforr	12.32 14.73 2.54 BSC 15.24 BSC 2.92 5.08 2.92 5.08 ns to Jedec		0.485 0.580 0.100 BSC 0.600 BSC 0.115 0.700 0.115 0.200 28 5-011AB ISS.B	0.580 BSC 0.200 ISS.B
					5.08		0.200
A1	//		z	28		2	
			Conforr	ns to J	edec MS	5-011AB	ISS.B
¢ 		eB					
es: Controlling Dimensions are in inches Dimension A, A1 and L are measured with the package seated in the Seating Plane Dimensions D & E1 do not include mould flash or protrusions. Mould flash or protrusion Dimensions E & eA are measured with leads constrained to be perpendicular to plane T Dimensions eB & eC are measured at the lead tips with the leads unconstrained; eC m	ted in the Seating Plane ns. Mould flash or protru be perpendicular to pla e leads unconstrained; e	s unsion shall not exceed 0.010 inch. ine T. eC must be zero or greater.	0.010 in eater.	ch.			
nk Semiconductor 2005. All rights reserved.			Packa	Package Code		-	
1     2     3     4       7010     203522     213102     CDCA	Previous pac	kage cod	о О	ickage	Package Outline for		J
	SEMICONDUCTOR L	ר / ב ר	N				
				GPD	GPD00072	72	

A2 A1

0.38 3.18  $\triangleright$ 

6.35

0.015

mm

Max

Inches

Max Inches 0.250

Min

Ψ

0.36

4.95 0.56

0.014 0.022

0.125 0.195

찐

0.76

0.38

0.008 0.015

1.78 0.030 0.070

Ц

Index Area

\_

Ν

N/2

шД

15.24 15.88

0.600 0.625

35.0539.751.3801.5650.130.005

z



# For more information about all Zarlink products visit our Web Site at

## www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's l2C components conveys a license under the Philips l2C Patent rights to use these components in an l2C System, provided that the system conforms to the l2C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE