

Table 1. Maximum Ratings

(Maximum ratings are the limits to which the device can be exposed without causing permanent damage.)

Rating	Symbol	Value	Unit
Powered Acceleration (all axes)	G _{pd}	1500	g
Unpowered Acceleration (all axes)	G _{upd}	2000	g
Supply Voltage	V _{DD}	-0.3 to +7.0	V
Drop Test (1)	D _{drop}	1.2	m
Storage Temperature Range	T _{stg}	-40 to +125	°C

^{1.} Dropped onto concrete surface from any axis.

ELECTRO STATIC DISCHARGE (ESD)

WARNING: This device is sensitive to electrostatic discharge.

Although the accelerometers contain internal 2 kV ESD protection circuitry, extra precaution must be taken by the user to protect the chip from ESD. A charge of over 2000 volts can accumulate on the human body or associated test equipment. A charge of this magnitude can alter the

performance or cause failure of the chip. When handling the accelerometer, proper ESD precautions should be followed to avoid exposing the device to discharges which may be detrimental to its performance.



Table 2. Operating Characteristics

(Unless otherwise noted: $-40^{\circ}\text{C} \le \text{T}_{A} \le +105^{\circ}\text{C}$, $4.75 \le \text{V}_{DD} \le 5.25$, Acceleration = 0g, Loaded output.)⁽¹⁾

Characteristic	Symbol	Min	Тур	Max	Unit
Operating Range ⁽²⁾ Supply Voltage ⁽³⁾ Supply Current Operating Temperature Range Acceleration Range X-axis Acceleration Range Y-axis	V _{DD} I _{DD} T _A 9FS 9FS	4.75 6 -40 	5.00 8 — 112.5 56.3	5.25 10 +125 —	V mA °C g
Output Signal Zero g ($T_A = 25^{\circ}\text{C}$, $V_{DD} = 5.0 \text{ V}$) ⁽⁴⁾ Zero g Sensitivity X-axis ($T_A = 25^{\circ}\text{C}$, $V_{DD} = 5.0 \text{ V}$) ⁽⁵⁾ Sensitivity Y-axis ($T_A = 25^{\circ}\text{C}$, $V_{DD} = 5.0 \text{ V}$) Sensitivity X-axis Sensitivity Y-axis Bandwidth Response Nonlinearity	V _{OFF} V _{OFF,V} S S S _V S _V f _{-3dB} NL _{OUT}	2.35 0.46 V _{DD} 19 38 3.72 7.44 360 -1.0	2.5 0.50 V _{DD} 20 40 4 8 400	2.65 0.54 V _{DD} 21 42 4.28 8.56 440 +1.0	V V mV/g mV/g mV/g/V mV/g/V Hz % FSO
Noise RMS (.01 Hz – 1 kHz) Power Spectral Density Clock Noise (without RC load on output) ⁽⁶⁾	n _{RMS} n _{PSD} n _{CLK}	_ _ _	 110 2.0	2.8 	mVrms μV/(Hz ^{1/2}) mVpk
Self-Test Output Response ⁽⁷⁾ Input Low Input High Input Loading ⁽⁸⁾ Response Time ⁽⁹⁾	9st V _{IL} V _{IH} I _{IN} t _{ST}	9.6 V _{SS} 0.7 × V _{DD} -30	12 — — —100 2.0	14.4 0.3 × V _{DD} V _{DD} -300	g V V μA ms
Status ⁽¹⁰⁾ (11) Output Low ($I_{load} = 100 \mu A$) Output High ($I_{load} = 100 \mu A$)	V _{OL} V _{OH}	— V _{DD} –0.8		0.4	V V
Minimum Supply Voltage (LVD Trip)	V _{LVD}	2.7	3.25	4.0	V
Clock Monitor Fail Detection Frequency	f _{min}	50	_	260	kHz
Output Stage Performance Electrical Saturation Recovery Time ⁽¹²⁾ Full Scale Output Range (I _{OUT} = 200 µA) Capacitive Load Drive ⁽¹³⁾ Output Impedence	t _{DELAY} V _{FSO} C _L Z _O	 0.25 	0.2 — — 300	— V _{DD} -0.25 100 —	ms V pF Ω
Mechanical Characteristics Transverse Sensitivity ⁽¹⁴⁾ Package Resonance	V _{XZ,YZ} f _{PKG}		<u> </u>	5.0 —	% FSO kHz

- 1. For a loaded output the measurements are observed after an RC filter consisting of a 1 $k\Omega$ resistor and a 0.01 μ F capacitor to ground.
- 2. These limits define the range of operation for which the part will meet specification.
- 3. Within the supply range of 4.75 and 5.25 volts, the device operates as a fully calibrated linear accelerometer. Beyond these supply limits the device may operate as a linear device but is not guaranteed to be in calibration.
- 4. The device can measure both + and acceleration. With no input acceleration the output is at midsupply. For positive acceleration the output will increase above V_{DD}/2 and for negative acceleration the output will decrease below V_{DD}/2.
- 5. The device is calibrated at 20g.
- 6. At clock frequency ≅70 kHz.
- 7. ΔV_{OFF} calculated with typical sensitivity.
- 8. The digital input pin has an internal pull-down current source to prevent inadvertent self test initiation due to external board level leakages.
- 9. Time for the output to reach 90% of its final value after a self-test is initiated.
- 10. The Status pin output is not valid following power-up until at least one rising edge has been applied to the self-test pin. The Status pin is high whenever the self-test input is high, as a means to check the connectivity of the self-test and Status pins in the application.
- 11. The Status pin output latches high if a Low Voltage Detection or Clock Frequency failure occurs, or the EPROM parity changes to odd. The Status pin can be reset low if the self-test pin is pulsed with a high input for at least 100 μs, unless a fault condition continues to exist.
- 12. Time for amplifiers to recover after an acceleration signal causing them to saturate
- 13. Preserves phase margin (60°) to guarantee output amplifier stability.
- 14. A measure of the device's ability to reject an acceleration applied 90° from the true axis of sensitivity.

MMA3202KEG



PRINCIPLE OF OPERATION

The Freescale accelerometer is a surface-micromachined integrated-circuit accelerometer.

The device consists of a surface micromachined capacitive sensing cell (g-cell) and a CMOS signal conditioning ASIC contained in a single integrated circuit package. The sensing element is sealed hermetically at the wafer level using a bulk micromachined "cap" wafer.

The g-cell is a mechanical structure formed from semiconductor materials (polysilicon) using semiconductor processes (masking and etching). It can be modeled as two stationary plates with a moveable plate in-between. The center plate can be deflected from its rest position by subjecting the system to an acceleration (Figure 3).

When the center plate deflects, the distance from it to one fixed plate will increase by the same amount that the distance to the other plate decreases. The change in distance is a measure of acceleration.

The g-cell plates form two back-to-back capacitors (Figure 4). As the center plate moves with acceleration, the distance between the plates changes and each capacitor's value will change, (C = $A\epsilon/D$). Where A is the area of the plate, ϵ is the dielectric constant, and D is the distance

between the plates. The X-Y device contains two structures at right angles to each other.

The CMOS ASIC uses switched capacitor techniques to measure the g-cell capacitors and extract the acceleration data from the difference between the two capacitors. The ASIC also signal conditions and filters (switched capacitor) the signal, providing a high level output voltage that is ratiometric and proportional to acceleration.




Figure 3. Transducer Physical Model

Figure 4. Equivalent Circuit Model

SPECIAL FEATURES

Filtering

The Freescale accelerometers contain an onboard 2-pole switched capacitor filter. A Bessel implementation is used because it provides a maximally flat delay response (linear phase) thus preserving pulse shape integrity. Because the filter is realized using switched capacitor techniques, there is no requirement for external passive components (resistors and capacitors) to set the cut-off frequency.

Self-Test

The sensor provides a self-test feature that allows the verification of the mechanical and electrical integrity of the accelerometer at any time before or after installation. This feature is critical in applications such as automotive airbag systems where system integrity must be ensured over the life of the vehicle. A fourth "plate" is used in the g-cell as a self-test plate. When the user applies a logic high input to the self-test pin, a calibrated potential is applied across the self-test

plate and the moveable plate. The resulting electrostatic

force
$$\left(F_{e} = \frac{1}{2} \varepsilon A \frac{V^{2}}{\sigma^{2}}\right)$$
 causes the center plate to deflect.

The resultant deflection is measured by the accelerometer's control ASIC and a proportional output voltage results. This procedure assures that both the mechanical (g-cell) and electronic sections of the accelerometer are functioning.

Status

Freescale accelerometers include fault detection circuitry and a fault latch. The Status pin is an output from the fault latch, OR'd with self-test, and is set high whenever the following event occurs:

Parity of the EPROM bits becomes odd in number.

The fault latch can be reset by a rising edge on the self-test input pin, unless one (or more) of the fault conditions continues to exist.



BASIC CONNECTIONS

PINOUT DESCRIPTION




Table 3. Pin Descriptions

Pin No.	Pin Name	Description
1 thru 3	_	Leave unconnected.
4	_	No internal connection. Leave unconnected.
5	ST	Logic input pin used to initiate self-test.
6	X _{OUT}	Output voltage of the accelerometer. X Direction.
7	STATUS	Logic output pin to indicate fault.
8	V _{SS}	The power supply ground.
9	V_{DD}	The power supply input.
10	AV_{DD}	Power supply input (Analog).
11	Y _{OUT}	Output voltage of the accelerometer. Y Direction.
12 thru 16	_	Used for factory trim. Leave unconnected.
17 thru 19	_	No internal connection. Leave unconnected.
20	GND	Ground.




Figure 4. SOIC Accelerometer with Recommended Connection Diagram

PCB Layout





Figure 5. Recommended PCB Layout for Interfacing
Accelerometer to Microcontroller

NOTE:

- Use a 0.1 μ F capacitor on V_{DD} to decouple the power source.
- Physical coupling distance of the accelerometer to the microcontroller should be minimal.
- Place a ground plane beneath the accelerometer to reduce noise, the ground plane should be attached to all of the open ended terminals shown in Figure 5.
- Use an RC filter of 1 k Ω and 0.01 μ F on the output of the accelerometer to minimize clock noise (from the switched capacitor filter circuit).
- PCB layout of power and ground should not couple power supply noise.
- Accelerometer and microcontroller should not be a high current path.
- A/D sampling rate and any external power supply switching frequency should be selected such that they do not interfere with the internal accelerometer sampling frequency. This will prevent aliasing errors.

MMA3202KEG







MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the surface mount packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct

footprint, the packages will self-align when subjected to a solder reflow process. It is always recommended to design boards with a solder mask layer to avoid bridging and shorting between solder pads.





Figure 6. Footprint SOIC-20 (Case 475A-02)



PACKAGE DIMENSIONS



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	7 DITOLI	DOCUMENT NO): 98ASB17933C	REV: C
20LD SOIC W/B, 1.27 PITCH 7.5 X 12.8, ACCLEROMETER		CASE NUMBER	2: 475A−02	06 JUL 2006
CASE-OUTLINE		STANDARD: NO	N-JEDEC	

PAGE 1 OF 2

CASE 475A-02 ISSUE C 20-LEAD SOIC



PACKAGE DIMENSIONS

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. DIMENSIONS ARE IN MILLIMETERS.
- 3 THIS DIMENSION DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15(0.006) PER SIDE.
- THIS DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION ALLOWABLE DAM BAR PROTRUSION SHALL BE 0.13(0.005) TOTAL IN EXCESS OF THIS DIMENSION AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: 20LD SOIC W/B, 1.	27 PITCH	DOCUMENT NO): 98ASB17933C	REV: C
, .		CASE NUMBER		06 JUL 2006
		STANDARD: NO	N-JEDEC	

PAGE 2 OF 2

CASE 475A-02 ISSUE C 20-LEAD SOIC

MMA3202KEG



Table 4. Revision History

Revision number	Revision date	Description of changes
1	11/2012	Table 2. Operating Characteristics, added footnote for Self-Test Output Response, updated page 4: Principle of Operation



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/salestermsandconditions.

Freescale, the Freescale logo, Energy Efficient Solutions logo, are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Xtrinsic is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.

