■ FEATURES

Feature		Description			
Technology	•	0.18μm CMOS			
	•	F ² MC-16FX CPU			
	•	Up to 56 MHz internal, 17.8 ns instruction cycle time			
CPU	•	Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)			
	•	-byte instruction execution queue			
	•	Signed multiply (16-bit \times 16-bit) and divide (32-bit/16-bit) instructions available			
	•	On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop)			
	•	3 MHz - 16 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor).			
	•	Up to 56 MHz external clock			
	•	32-100 kHz subsystem quartz clock			
System clock	•	100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog			
	•	Clock source selectable from main- and subclock oscillator (part number suffix "W") and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals.			
	•	Low Power Consumption - 13 operating modes : (different Run, Sleep, Timer modes, Stop mode)			
	•	Clock modulator			
On-chip voltage regula- tor	•	Internal voltage regulator supports reduced internal MCU voltage, offering low EMI and low power consumption figures			
Low voltage reset	•	Reset is generated when supply voltage is below minimum.			
Code Security	•	Protects ROM content from unintended read-out			
Memory Patch Function	•	Replaces ROM content			
Memory Fater Function	•	Can also be used to implement embedded debug support			
DMA	•	Automatic transfer function independent of CPU, can be assigned freely to resources			
	•	Fast Interrupt processing			
Interrupts	•	8 programmable priority levels			
	•	Non-Maskable Interrupt (NMI)			
Timers	•	Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)			
	•	Watchdog Timer			

Feature	Description				
	 Supports CAN protocol version 2.0 part A and B 				
	ISO16845 certified				
	Bit rates up to 1 Mbit/s				
	32 message objects				
CAN	 Each message object has its own identifier mask 				
	 Programmable FIFO mode (concatenation of message objects) 				
	Maskable interrupt				
	Disabled Automatic Retransmission mode for Time Triggered CAN applications				
	 Programmable loop-back mode for self-test operation 				
	Full duplex USARTs (SCI/LIN)				
	 Wide range of baud rate settings using a dedicated reload timer 				
USART	Special synchronous options for adapting to different synchronous serial protocols				
	 LIN functionality working either as master or slave LIN device 				
120	Up to 400 kbps				
l ² C	 Master and Slave functionality, 8-bit and 10-bit addressing 				
	SAR-type				
A/D converter	10-bit resolution				
A/D converter	• Signals interrupt on conversion end, single conversion mode, continuous conversion				
	mode, stop conversion mode, activation by software, external trigger or reload timer				
	16-bit wide				
Reload Timers	• Prescaler with 1/2 ¹ , 1/2 ² , 1/2 ³ , 1/2 ⁴ , 1/2 ⁵ , 1/2 ⁶ of peripheral clock frequency				
	Event count function				
	• Signals an interrupt on overflow, supports timer clear upon match with Output				
Free Running Timers	Compare (0, 4), Prescaler with 1, $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$, $1/2^7$, $1/2^8$ of				
	peripheral clock frequency 16-bit wide				
Input Conturo Unito					
Input Capture Units	 Signals an interrupt upon external event Bising edge, falling edge or riging & falling edge consistive 				
	 Rising edge, falling edge or rising & falling edge sensitive 16-bit wide 				
Output Compare Units	 Signals an interrupt when a match with 16-bit I/O Timer occurs 				
Output Compare Onits					
	 16-bit down counter, cycle and duty setting registers Interrupt at trigger, counter borrow and/or duty match 				
Drogrommakia Dulat	 Interrupt at trigger, counter borrow and/or duty match PWM exerction and one shot operation 				
Programmable Pulse Generator	 PWM operation and one-shot operation Internal proceeder allows 1, 1/4, 1/16, 1/64 of peripheral clock on counter clock and 				
Constator	 Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer overflow as clock input 				
	 Can be triggered by software or reload timer 				
	- Can be unggened by soliware of reload unlief				

Feature		Description			
	•	Can be clocked either from sub oscillator (devices with part number suffix "W"), main			
		oscillator or from the RC oscillator			
	•	Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock			
Real Time Clock		calibration)			
	•	Read/write accessible second/minute/hour registers			
	•	Can signal interrupts every half second/second/minute/hour/day			
	•	Internal clock divider and prescaler provide exact 1s clock			
	•	Edge sensitive or level sensitive			
External Interrupts	•	Interrupt mask and pending bit per channel			
	•	Each available CAN channel RX has an external interrupt for wake-up			
	•	Selected USART channels SIN have an external interrupt for wake-up			
	•	Disabled after reset			
Non Maskable Interrupt	•	Once enabled, can not be disabled other than by reset.			
Non Maskable Interrupt	•	Level high or level low sensitive			
	•	Pin shared with external interrupt 0.			
	•	8-bit or 16-bit bidirectional data			
	•	Up to 24-bit addresses			
	•	6 chip select signals			
External bus interface	•	Multiplexed address/data lines			
	•	Wait state request			
	•	External bus master possible			
	•	Timing programmable			
	•	Virtually all external pins can be used as general purpose I/O			
	•	All push-pull outputs (except when used as I2C SDA/SCL line)			
	•	Bit-wise programmable as input/output or peripheral signal			
I/O Ports	•	Bit-wise programmable input enable			
	•	Bit-wise programmable input levels: Automotive / CMOS-Schmitt trigger / TTL			
	•	Bit-wise programmable pull-up resistor			
	•	Bit-wise programmable output driving strength for EMI optimization			
Packages	•	64-pin plastic LQFP M23/M24			

Feature	Description		
	Supports automatic programming, Embedded Algorithm		
	Write/Erase/Erase-Suspend/Resume commands		
	A flag indicating completion of the algorithm		
	Number of erase cycles: 10,000 times		
Flash Memory	Data retention time: 20 years		
	Erase can be performed on each sector individually		
	Sector protection		
	 Flash Security feature to protect the content of the Flash 		
	Low voltage detection during Flash erase		

■ PRODUCT LINEUP

Feat	ures	MB96V300B	MB96(F)35x		
Product type		Evaluation sample	Flash product: MB96F35x Mask ROM product: MB9635x		
Product	options				
Y	S		Low voltage reset persistently on / Single clock devices		
R	S		Low voltage reset can be disabled / Single clock devices		
Y	W		Low voltage reset persistently on / Dual clock devices		
R	W	NA	Low voltage reset can be disabled / Dual clock devices		
A	S		No CAN / Low voltage reset can be disabled / Single clock devices		
A	W		No CAN / Low voltage reset can be disabled / Dual clock devices		
Flash/ ROM	RAM				
96KB	8KB	ROM/Flash	MB96F353R, MB96F353A ^{*1}		
160KB	8KB	memory emulation by external RAM,	MB96F355R, MB96F355A ⁺¹		
288KB	12KB	92KB internal RAM	MB96F356Y, MB96F356R, MB96F356A		
Pack	kage	BGA416	FPT-64P-M23/24		
DN	ЛА	16 channels	4 channels		
USA	ART	10 channels	4 channels		
I2C		2 channels	1 channel		
A/D Converter		40 channels	15 channels		
A/D Converter Reference Voltage switch		yes	No		
16-bit Rel	oad Timer	6 channels + 1 channel (for PPG)	4 channels + 1 channel (for PPG)		
	e-Running ner	4 channels	4 channels (2 channels with external clock input pin)		
16-bit Outp	ut Compare	12 channels	4 channels		
16-bit Input Capture		12 channels	6 channels (plus 2 channels for LIN USART)		
16-bit Programmable Pulse Generator		20 channels	20 channels		
CAN Interface		5 channels	MB96F35xA: no MB96F353R/F355R: 1 channel MB96F356Y/R: 2 channels		
External	Interrupts	16 channels	13 channels		
Non-Maskable Interrupt		1 channel			


6



Features	MB96V300B MB96(F)35x		
Real Time Clock	1		
I/O Ports	136 49 for part number with suffix "W", 51 for part number with suffix "S		
External bus interface	Yes		
Chip select	6 signals		
Clock output function	2 channels		
Low voltage reset	Yes		
On-chip RC-oscillator	Yes		

*1: These devices are under development and specification is preliminary. These products under development may change its specification without notice.


■ BLOCK DIAGRAM



Block diagram of MB96(F)35x

PIN ASSIGNMENTS

Pin assignment of MB96(F)35x



Remark:

MB96(F)35x products are pin-compatible to F²MC-16LX family MB90350 series.

■ PIN FUNCTION DESCRIPTION

Pin Function description (1 of 2)

Pin name	Feature	Description		
ADn	External bus	External bus interface (multiplexed mode) address output and data input/output		
ADTG_R	ADC	Relocated A/D converter trigger input		
ALE	External bus	External bus Address Latch Enable output		
An	External bus	External bus address output		
ANn	ADC	A/D converter channel n input		
AVcc	Supply	Analog circuits power supply		
AVRH	ADC	A/D converter high reference voltage input		
AVss	Supply	Analog circuits power supply		
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin		
CKOTn	Clock output function	Clock Output function n output		
CKOTn_R	Clock output function	Relocated Clock Output function n output		
CKOTXn	Clock output function	Clock Output function n inverted output		
ECLK	External bus	External bus clock output		
CSn_R	External bus	Relocated External bus chip select n output		
FRCKn	Free Running Timer	Free Running Timer n input		
HAKX	External bus	External bus Hold Acknowledge		
HRQ	External bus	External bus Hold Request		
INn	ICU	Input Capture Unit n input		
INTn	External Interrupt	External Interrupt n input		
INTn_R	External Interrupt	Relocated External Interrupt n input		
MDn	Core	Input pins for specifying the operating mode.		
NMI_R	External Interrupt	Relocated Non-Maskable Interrupt input		
OUTn	OCU	Output Compare Unit n waveform output		
Pxx_n	GPIO	General purpose IO		
PPGn	PPG	Programmable Pulse Generator n output		
PPGn_R	PPG	Relocated Programmable Pulse Generator n output		
RDX	External bus	External bus interface read strobe output		
RDY	External bus	External bus interface external wait state request input		



Pin Function description (2 of 2)

Pin name	Feature	Description	
RSTX	Core	Reset input	
RXn	CAN	CAN interface n RX input	
SCKn	USART	USART n serial clock input/output	
SCKn_R	USART	Relocated USART n serial clock input/output	
SCLn	I2C	I2C interface n clock I/O input/output	
SDAn	I2C	I2C interface n serial data I/O input/output	
SINn	USART	USART n serial data input	
SINn_R	USART	Relocated USART n serial data input	
SOTn	USART	USART n serial data output	
SOTn_R	USART	Relocated USART n serial data output	
TINn	Reload Timer	Reload Timer n event input	
TINn_R	Reload Timer	Relocated Reload Timer n event input	
TOTn	Reload Timer	Reload Timer n output	
TOTn_R	Reload Timer	Relocated Reload Timer n output	
TTGn	PPG	Programmable Pulse Generator n trigger input	
TTGn_R	PPG	Relocated Programmable Pulse Generator n trigger input	
TXn	CAN	CAN interface n TX output	
Vcc	Supply	Power supply	
Vss	Supply	Power supply	
WOT	RTC	Real Timer clock output	
WRHX	External bus	External bus High byte write strobe output	
WRLX/WRX	External bus	External bus Low byte / Word write strobe output	
X0	Clock	Oscillator input	
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")	
X1	Clock	Oscillator output	
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")	

FUJITSU

■ PIN CIRCUIT TYPE

Pin circuit types


FPT-64P-M23/24				
Pin no.	Circuit type *1			
1	Supply			
2	G			
3 to 15	I			
16,17	Н			
18	Supply			
19,20	B*2			
19,20	H *3			
21 to 23	С			
24 to 44	Н			
45	E			
46,47	A			
48,49	Supply			
50	F			
51	Н			
52,53	N			
54 to 61	Н			
62,63	I			
64	Supply			

*1: Please refer to "■ I/O CIRCUIT TYPE" for details on the I/O circuit types


*2: Devices with suffix "W"

*3: Devices without suffix "W"

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
F		Power supply input protection circuit
G	ANE AVR ANE ANE ANE	 A/D converter ref+ (AVRH) power supply input pin with protection circuit Flash devices do not have a protection circuit against VCC for pin AVRH
Η	Standby control for input shutdown Standby control for input shutdown TTL input	 CMOS level output (programmable lo_L = 5mA, lo_H = -5mA and lo_L = 2mA, lo_H = -2mA) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: 50kΩ approx. * MB96F353/F355: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported



■ MEMORY MAP

	MB96V300B		MB96(F)35x	
FF:FFFH	Emulation ROM		USER ROM / External Bus ⁻⁴	
10:0000+	External Bus		External Bus	
0F:E000н	Boot-ROM		Boot-ROM	
0Е:0000н	Reserved		Reserved	
02:0000н	External RAM		Becomind	
01:0000н	Internal RAM bank 1	RAMEND1 ² RAMSTART1 ²	Reserved Internal RAM bank 1 Reserved	RAM availability de- pending on the device
	ROM/RAM MIRROR		ROM/RAM MIRROR	
<u>00:8000</u> H	Internal RAM	RAMSTART0'2	Internal RAM bank 0	
	bank 0		Reserved	External Bus end
RAMSTART0 ⁻³			External Bus	address ²
00:0С00н	External Bus			
00:0380н	Peripherals		Peripherals	
00:0180н	GPR [™]		GPR*1	
00:0100н	DMA		DMA	
00:00F0н	External Bus		External Bus	
00:000н	Peripheral		Peripheral	

*1: Unused GPR banks can be used as RAM area

*2: For External Bus end address and RAMSTART/END addresses, please refer to the table on the next page.

*3: For EVA device, RAMSTART0 depends on the configuration of the emulated device.

*4: For details about USER ROM area, see the ■ USER ROM MEMORY MAP FOR FLASH DEVICES on the following pages.

The External Bus area and DMA area are only available if the device contains the corresponding resource. The available RAM and ROM area depends on the device.

■ RAMSTART/END AND EXTERNAL BUS END ADDRESSES

Devices	Bank 0 RAM size	Bank 1 RAM size	External Bus end address	RAMSTART0	RAMSTART1	RAMEND1
MB96F353/F355	8KByte	-	00:51FFн	00:6240н	-	-
MB96F356	12KByte	-	00:51FFн	00:5240н	-	-

■ USER ROM MEMORY MAP FOR FLASH DEVICES

		MB96F353	MB96F355	MB96F356	
Alternative mode CPU address	Flash memory mode address	Flash size 96kByte	Flash size 160kByte	Flash size 288kByte	
FF:FFFн FF:0000н	3F:FFFFн 3F:0000н	S39 - 64K	S39 - 64K	S39 - 64K	
FE:FFFFh	3E:FFFFh		000 0416		
FE:0000H	3Е:0000н		S38 - 64K	S38 - 64K	El
FD:FFFFH	3D:FFFFH	-1		S37 - 64K	Flash
FD:0000H	3D:0000H			337-04K	
FC:FFFFH	3C:FFFFH			S36 - 64K	
FC:0000H	3C:0000H			030 - 041	
FB:FFFF	3B:FFFFн				
FB:0000H	3В:0000н				
FA:FFFFh	3A:FFFF				
FA:0000H	3A:0000H				
F9:FFFFH	39:FFFFH				
F9:0000н F8:FFFFн	39:0000H				
F8:0000H	38:FFFFн 38:0000н				
F7:FFFF	37:FFFFH	-1 -			
F7:0000H	37:0000H				
F6:FFFFH	36:FFFFH	External bus			
F6:0000H	36:0000H		External bus		
F5:FFFFH	35:FFFFн	-1			
F5:0000H	35:0000н			External bus	
F4:FFFFH	34:FFFFH				
F4:0000H	34:0000н				
F3:FFFFH	33:FFFFн				
F3:0000H	33:0000H	L			
F2:FFFFH	32:FFFFH				
F2:0000н F1:FFFFн	32:0000н 31:FFFFн				
F1:0000н	31:0000н				
F0:FFFFH	30:FFFFH	-1 -	_		
F0:0000H	30:0000н				
E0:FFFFH	00.00001	-1			
E0:0000H DF:FFFFH					
		Reserved	Reserved	Reserved	
DF:8000H DF:7FFFH	1F:7FFFH		0.4.0 01/		_
DF:6000H	1F:6000H	SA3 - 8K	SA3 - 8K	SA3 - 8K	
DF:5FFFH	1F:5FFFH	SA2 - 8K	SA2 - 8K	SA2 - 8K	
DF:4000H	1F:4000H	JAZ-ON	JAZ-ON	JAZ-ON	Floch
DF:3FFFH	1F:3FFFH	SA1 - 8K	SA1 - 8K	SA1 - 8K	Flash
DF:2000H	1F:2000н				
DF:1FFFH	1F:1FFF⊬	SA0 - 8K *1	SA0 - 8K *1	SA0 - 8K *1	
DF:0000H	1F:0000H	070-01			
DE:FFFFh		Deserved	Deserved	Deserved	-
DE:0000H		Reserved	Reserved	Reserved	

■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD[2:0] = 010)

	MB96F35x				
Pin number	USART Number	Normal function			
LQFP-64					
9		SIN2			
10	USART2	SOT2			
11		SCK2			
34		SIN3			
35		SOT3			
36		SCK3			
26		SIN7_R			
25	USART7	SOT7_R			
24		SCK7_R			
29		SIN8_R			
28	USART8	SOT8_R			
27		SCK8_R			

Note: If a Flash programmer and its software needs to use a handshaking pin, Fujitsu suggests to the tool vendor to support at least port P00_1 on pin 25.

If handshaking is used by the tool but P00_1 is not available in customer's application, Fujitsu suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.

■ I/O MAP

I/O map MB96(F)35x (1 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000000н	I/O Port P00 - Port Data Register	PDR00		R/W
000001н	I/O Port P01 - Port Data Register	PDR01		R/W
000002н	I/O Port P02 - Port Data Register	PDR02		R/W
000003н	I/O Port P03 - Port Data Register	PDR03		R/W
000004н	I/O Port P04 - Port Data Register	PDR04		R/W
000005н	I/O Port P05 - Port Data Register	PDR05		R/W
000006н	I/O Port P06 - Port Data Register	PDR06		R/W
000007н- 000017н	Reserved			-
000018н	ADC0 - Control Status register Low	ADCSL	ADCS	R/W
000019н	ADC0 - Control Status register High	ADCSH		R/W
00001Ан	ADC0 - Data Register Low	ADCRL	ADCR	R
00001Вн	ADC0 - Data Register High	ADCRH		R
00001Сн	ADC0 - Setting Register		ADSR	R/W
00001Dн	ADC0 - Setting Register			R/W
00001Eн	ADC0 - Extended Configuration Register	ADECR		R/W
00001Fн	Reserved			-
000020н	FRT0 - Data register of free-running timer		TCDT0	R/W
000021н	FRT0 - Data register of free-running timer			R/W
000022н	FRT0 - Control status register of free-running timer Low	TCCSL0	TCCS0	R/W
000023н	FRT0 - Control status register of free-running timer High	TCCSH0		R/W
000024н	FRT1 - Data register of free-running timer		TCDT1	R/W
000025н	FRT1 - Data register of free-running timer			R/W
000026н	FRT1 - Control status register of free-running timer Low	TCCSL1	TCCS1	R/W
000027 н	FRT1 - Control status register of free-running timer High	TCCSH1		R/W
000028н- 000033н	Reserved			-

I/O map MB96(F)35x (2 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000034н	OCU4 - Output Compare Control Status	OCS4		R/W
000035н	OCU5 - Output Compare Control Status	OCS5		R/W
000036н	OCU4 - Compare Register		OCCP4	R/W
000037н	OCU4 - Compare Register			R/W
000038н	OCU5 - Compare Register		OCCP5	R/W
000039н	OCU5 - Compare Register			R/W
00003Ан	OCU6 - Output Compare Control Status	OCS6		R/W
00003Вн	OCU7 - Output Compare Control Status	OCS7		R/W
00003Сн	OCU6 - Compare Register		OCCP6	R/W
00003Dн	OCU6 - Compare Register			R/W
00003Ен	OCU7 - Compare Register		OCCP7	R/W
00003Fн	OCU7 - Compare Register			R/W
000040н	ICU0/ICU1 - Control Status Register	ICS01		R/W
000041н	ICU0/ICU1 - Edge register	ICE01		R/W
000042н	ICU0 - Capture Register Low	IPCPL0	IPCP0	R
000043н	ICU0 - Capture Register High	IPCPH0		R
000044н	ICU1 - Capture Register Low	IPCPL1	IPCP1	R
000045н	ICU1 - Capture Register High	IPCPH1		R
000046н - 00004Вн	Reserved			
00004Сн	ICU4/ICU5 - Control Status Register	ICS45		R/W
00004Dн	ICU4/ICU5 - Edge register	ICE45		R/W
00004Ен	ICU4 - Capture Register Low	IPCPL4	IPCP4	R
00004Fн	ICU4 - Capture Register High	IPCPH4		R
000050н	ICU5 - Capture Register Low	IPCPL5	IPCP5	R
000051н	ICU5 - Capture Register High	IPCPH5		R
000052н	ICU6/ICU7 - Control Status Register	ICS67		R/W
000053н	ICU6/ICU7 - Edge register	ICE67		R/W
000054н	ICU6 - Capture Register Low	IPCPL6	IPCP6	R
000055н	ICU6 - Capture Register High	IPCPH6		R

I/O map MB96(F)35x (3 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000056н	ICU7 - Capture Register Low	IPCPL7	IPCP7	R
000057н	ICU7 - Capture Register High	IPCPH7		R
000058н	EXTINT0 - External Interrupt Enable Register	ENIR0		R/W
000059н	EXTINT0 - External Interrupt Interrupt request Reg- ister	EIRR0		R/W
00005Ан	EXTINT0 - External Interrupt Level Select Low	ELVRL0	ELVR0	R/W
00005Вн	EXTINT0 - External Interrupt Level Select High	ELVRH0		R/W
00005Сн	EXTINT1 - External Interrupt Enable Register	ENIR1		R/W
00005Dн	EXTINT1 - External Interrupt Interrupt request Reg- ister	EIRR1		R/W
00005Ен	EXTINT1 - External Interrupt Level Select Low	ELVRL1	ELVR1	R/W
00005Fн	EXTINT1 - External Interrupt Level Select High	ELVRH1		R/W
000060н	RLT0 - Timer Control Status Register Low	TMCSRL0	TMCSR0	R/W
000061н	RLT0 - Timer Control Status Register High	TMCSRH0		R/W
000062н	RLT0 - Reload Register - for writing		TMRLR0	W
000062н	RLT0 - Reload Register - for reading		TMR0	R
000063н	RLT0 - Reload Register - for writing			W
000063н	RLT0 - Reload Register - for reading			R
000064н	RLT1 - Timer Control Status Register Low	TMCSRL1	TMCSR1	R/W
000065н	RLT1 - Timer Control Status Register High	TMCSRH1		R/W
000066н	RLT1 - Reload Register - for writing		TMRLR1	W
000066н	RLT1 - Reload Register - for reading		TMR1	R
000067н	RLT1 - Reload Register - for writing			W
000067н	RLT1 - Reload Register - for reading			R
000068н	RLT2 - Timer Control Status Register Low	TMCSRL2	TMCSR2	R/W
000069н	RLT2 - Timer Control Status Register High	TMCSRH2		R/W
00006Ан	RLT2 - Reload Register - for writing		TMRLR2	W
00006Ан	RLT2 - Reload Register - for reading		TMR2	R
00006Вн	RLT2 - Reload Register - for writing			W
00006Вн	RLT2 - Reload Register - for reading			R
00006Сн	RLT3 - Timer Control Status Register Low	TMCSRL3	TMCSR3	R/W

22

I/O map MB96(F)35x (4 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00006Dн	RLT3 - Timer Control Status Register High	TMCSRH3		R/W
00006Ен	RLT3 - Reload Register - for writing		TMRLR3	W
00006Ен	RLT3 - Reload Register - for reading		TMR3	R
00006Fн	RLT3 - Reload Register - for writing			W
00006Fн	RLT3 - Reload Register - for reading			R
000070н	RLT6 - Timer Control Status Register Low (dedic. RLT for PPG)	TMCSRL6	TMCSR6	R/W
000071н	RLT6 - Timer Control Status Register High (dedic. RLT for PPG)	TMCSRH6		R/W
000072н	RLT6 - Reload Register (dedic. RLT for PPG) - for writing		TMRLR6	w
000072н	RLT6 - Reload Register (dedic. RLT for PPG) - for reading		TMR6	R
000073н	RLT6 - Reload Register (dedic. RLT for PPG) - for writing			w
000073н	RLT6 - Reload Register (dedic. RLT for PPG) - for reading			R
000074н	PPG3-PPG0 - General Control register 1 Low	GCN1L0	GCN10	R/W
000075н	PPG3-PPG0 - General Control register 1 High	GCN1H0		R/W
000076н	PPG3-PPG0 - General Control register 2 Low	GCN2L0	GCN20	R/W
000077н	PPG3-PPG0 - General Control register 2 High	GCN2H0		R/W
000078н	PPG0 - Timer register		PTMR0	R
000079н	PPG0 - Timer register			R
00007Ан	PPG0 - Period setting register		PCSR0	W
00007Вн	PPG0 - Period setting register			W
00007Сн	PPG0 - Duty cycle register		PDUT0	W
00007Dн	PPG0 - Duty cycle register			W
00007Ен	PPG0 - Control status register Low	PCNL0	PCN0	R/W
00007Fн	PPG0 - Control status register High	PCNH0		R/W
000080н	PPG1 - Timer register		PTMR1	R
000081н	PPG1 - Timer register			R
000082н	PPG1 - Period setting register		PCSR1	w

I/O map MB96(F)35x (5 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000083н	PPG1 - Period setting register			W
000084н	PPG1 - Duty cycle register		PDUT1	W
000085н	PPG1 - Duty cycle register			w
000086н	PPG1 - Control status register Low	PCNL1	PCN1	R/W
000087н	PPG1 - Control status register High	PCNH1		R/W
000088н	PPG2 - Timer register		PTMR2	R
000089н	PPG2 - Timer register			R
00008Ан	PPG2 - Period setting register		PCSR2	W
00008Bн	PPG2 - Period setting register			W
00008Сн	PPG2 - Duty cycle register		PDUT2	W
00008Dн	PPG2 - Duty cycle register			w
00008Eн	PPG2 - Control status register Low	PCNL2	PCN2	R/W
00008Fн	PPG2 - Control status register High	PCNH2		R/W
000090н	PPG3 - Timer register		PTMR3	R
000091н	PPG3 - Timer register			R
000092н	PPG3 - Period setting register		PCSR3	w
000093н	PPG3 - Period setting register			w
000094н	PPG3 - Duty cycle register		PDUT3	w
000095н	PPG3 - Duty cycle register			w
000096н	PPG3 - Control status register Low	PCNL3	PCN3	R/W
000097н	PPG3 - Control status register High	PCNH3		R/W
000098н	PPG7-PPG4 - General Control register 1 Low	GCN1L1	GCN11	R/W
000099н	PPG7-PPG4 - General Control register 1 High	GCN1H1		R/W
00009Ан	PPG7-PPG4 - General Control register 2 Low	GCN2L1	GCN21	R/W
00009Вн	PPG7-PPG4 - General Control register 2 High	GCN2H1		R/W
00009Сн	PPG4 - Timer register		PTMR4	R
00009Dн	PPG4 - Timer register			R
00009Eн	PPG4 - Period setting register		PCSR4	W
00009Fн	PPG4 - Period setting register			W
0000А0н	PPG4 - Duty cycle register		PDUT4	w

24

I/O map MB96(F)35x (6 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000A1н	PPG4 - Duty cycle register			W
0000А2н	PPG4 - Control status register Low	PCNL4	PCN4	R/W
0000АЗн	PPG4 - Control status register High	PCNH4		R/W
0000A4н	PPG5 - Timer register		PTMR5	R
0000А5н	PPG5 - Timer register			R
0000А6н	PPG5 - Period setting register		PCSR5	W
0000A7н	PPG5 - Period setting register			W
0000А8н	PPG5 - Duty cycle register		PDUT5	W
0000А9н	PPG5 - Duty cycle register			W
0000ААн	PPG5 - Control status register Low	PCNL5	PCN5	R/W
0000АВн	PPG5 - Control status register High	PCNH5		R/W
0000АСн	I2C0 - Bus Status Register	IBSR0		R
0000ADн	I2C0 - Bus Control Register	IBCR0		R/W
0000АЕн	I2C0 - Ten bit Slave address Register Low	ITBAL0	ITBA0	R/W
0000AFн	I2C0 - Ten bit Slave address Register High	ITBAH0		R/W
0000В0н	I2C0 - Ten bit Address mask Register Low	ITMKL0	ITMK0	R/W
0000B1н	I2C0 - Ten bit Address mask Register High	ITMKH0		R/W
0000В2н	I2C0 - Seven bit Slave address Register	ISBA0		R/W
0000ВЗн	I2C0 - Seven bit Address mask Register	ISMK0		R/W
0000B4н	I2C0 - Data Register	IDAR0		R/W
0000B5н	I2C0 - Clock Control Register	ICCR0		R/W
0000В6н- 0000D3н	Reserved			-
0000D4H	USART2 - Serial Mode Register	SMR2		R/W
0000D5н	USART2 - Serial Control Register	SCR2		R/W
0000D6н	USART2 - TX Register	TDR2		W
0000D6н	USART2 - RX Register	RDR2		R
0000D7н	USART2 - Serial Status	SSR2		R/W
0000D8H	USART2 - Control/Com. Register	ECCR2		R/W
0000D9н	USART2 - Ext. Status Register	ESCR2		R/W

I/O map MB96(F)35x (7 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000DAн	USART2 - Baud Rate Generator Register Low	BGRL2	BGR2	R/W
0000DBн	USART2 - Baud Rate Generator Register High	BGRH2		R/W
0000DCH	USART2 - Extended Serial Interrupt Register	ESIR2		R/W
0000DDн	Reserved			-
0000DEн	USART3 - Serial Mode Register	SMR3		R/W
0000DFн	USART3 - Serial Control Register	SCR3		R/W
0000E0н	USART3 - TX Register	TDR3		W
0000E0н	USART3 - RX Register	RDR3		R
0000E1н	USART3 - Serial Status	SSR3		R/W
0000E2н	USART3 - Control/Com. Register	ECCR3		R/W
0000E3н	USART3 - Ext. Status Register	ESCR3		R/W
0000E4H	USART3 - Baud Rate Generator Register Low	BGRL3	BGR3	R/W
0000E5н	USART3 - Baud Rate Generator Register High	BGRH3		R/W
0000E6н	USART3 - Extended Serial Interrupt Register	ESIR3		R/W
0000E7н- 0000EFн	Reserved			-
0000F0н- 0000FFн	External Bus area	EXTBUS0		R/W
000100н	DMA0 - Buffer address pointer low byte	BAPL0		R/W
000101н	DMA0 - Buffer address pointer middle byte	BAPM0		R/W
000102н	DMA0 - Buffer address pointer high byte	BAPH0		R/W
000103н	DMA0 - DMA control register	DMACS0		R/W
000104н	DMA0 - I/O register address pointer low byte	IOAL0	IOA0	R/W
000105 н	DMA0 - I/O register address pointer high byte	IOAH0		R/W
000106н	DMA0 - Data counter low byte	DCTL0	DCT0	R/W
000107н	DMA0 - Data counter high byte	DCTH0		R/W
000108 н	DMA1 - Buffer address pointer low byte	BAPL1		R/W
000109н	DMA1 - Buffer address pointer middle byte	BAPM1		R/W
00010Ан	DMA1 - Buffer address pointer high byte	BAPH1		R/W
00010Bн	DMA1 - DMA control register	DMACS1		R/W
00010Сн	DMA1 - I/O register address pointer low byte	IOAL1	IOA1	R/W

26



I/O map MB96(F)35x (8 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00010Dн	DMA1 - I/O register address pointer high byte	IOAH1		R/W
00010Ен	DMA1 - Data counter low byte	DCTL1	DCT1	R/W
00010Fн	DMA1 - Data counter high byte	DCTH1		R/W
000110н	DMA2 - Buffer address pointer low byte	BAPL2		R/W
000111н	DMA2 - Buffer address pointer middle byte	BAPM2		R/W
000112н	DMA2 - Buffer address pointer high byte	BAPH2		R/W
000113н	DMA2 - DMA control register	DMACS2		R/W
000114н	DMA2 - I/O register address pointer low byte	IOAL2	IOA2	R/W
000115 н	DMA2 - I/O register address pointer high byte	IOAH2		R/W
000116 н	DMA2 - Data counter low byte	DCTL2	DCT2	R/W
000117н	DMA2 - Data counter high byte	DCTH2		R/W
000118 н	DMA3 - Buffer address pointer low byte	BAPL3		R/W
000119 н	DMA3 - Buffer address pointer middle byte	BAPM3		R/W
00011Ан	DMA3 - Buffer address pointer high byte	BAPH3		R/W
00011Bн	DMA3 - DMA control register	DMACS3		R/W
00011Сн	DMA3 - I/O register address pointer low byte	IOAL3	IOA3	R/W
00011Dн	DMA3 - I/O register address pointer high byte	IOAH3		R/W
00011Ен	DMA3 - Data counter low byte	DCTL3	DCT3	R/W
00011Fн	DMA3 - Data counter high byte	DCTH3		R/W
000120н- 00017Fн	Reserved			-
000180н- 00037Fн	CPU - General Purpose registers (RAM access)	GPR_RAM		R/W
000380н	DMA0 - Interrupt select	DISEL0		R/W
000381н	DMA1 - Interrupt select	DISEL1		R/W
000382н	DMA2 - Interrupt select	DISEL2		R/W
000383н	DMA3 - Interrupt select	DISEL3		R/W
000384н- 00038Fн	Reserved			-
000390н	DMA - Status register low byte	DSRL	DSR	R/W
000391н	DMA - Status register high byte	DSRH		R/W

I/O map MB96(F)35x (9 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000392н	DMA - Stop status register low byte	DSSRL	DSSR	R/W
000393н	DMA - Stop status register high byte	DSSRH		R/W
000394н	DMA - Enable register low byte	DERL	DER	R/W
000395н	DMA - Enable register high byte	DERH		R/W
000396н- 00039Fн	Reserved			-
0003А0н	Interrupt level register	ILR	ICR	R/W
0003A1н	Interrupt index register	IDX		R/W
0003А2н	Interrupt vector table base register Low	TBRL	TBR	R/W
0003А3н	Interrupt vector table base register High	TBRH		R/W
0003А4н	Delayed Interrupt register	DIRR		R/W
0003А5н	Non Maskable Interrupt register	NMI		R/W
0003А6н- 0003АВн	Reserved			-
0003АСн	EDSU communication interrupt selection Low	EDSU2L	EDSU2	R/W
0003ADн	EDSU communication interrupt selection High	EDSU2H		R/W
0003АЕн	ROM mirror control register	ROMM		R/W
0003AFн	EDSU configuration register	EDSU		R/W
0003В0н	Memory patch control/status register ch 0/1		PFCS0	R/W
0003B1н	Memory patch control/status register ch 0/1			R/W
0003В2н	Memory patch control/status register ch 2/3		PFCS1	R/W
0003В3н	Memory patch control/status register ch 2/3			R/W
0003B4н	Memory patch control/status register ch 4/5		PFCS2	R/W
0003В5н	Memory patch control/status register ch 4/5			R/W
0003В6н	Memory patch control/status register ch 6/7		PFCS3	R/W
0003B7н	Memory patch control/status register ch 6/7			R/W
0003В8н	Memory Patch function - Patch address 0 low	PFAL0		R/W
0003В9н	Memory Patch function - Patch address 0 middle	PFAM0		R/W
0003ВАн	Memory Patch function - Patch address 0 high	PFAH0		R/W
0003BBH	Memory Patch function - Patch address 1 low	PFAL1		R/W
0003ВСн	Memory Patch function - Patch address 1 middle	PFAM1		R/W

28



I/O map MB96(F)35x (10 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003BDн	Memory Patch function - Patch address 1 high	PFAH1		R/W
0003ВЕн	Memory Patch function - Patch address 2 low	PFAL2		R/W
0003BFн	Memory Patch function - Patch address 2 middle	PFAM2		R/W
0003С0н	Memory Patch function - Patch address 2 high	PFAH2		R/W
0003C1н	Memory Patch function - Patch address 3 low	PFAL3		R/W
0003С2н	Memory Patch function - Patch address 3 middle	PFAM3		R/W
0003С3н	Memory Patch function - Patch address 3 high	PFAH3		R/W
0003C4н	Memory Patch function - Patch address 4 low	PFAL4		R/W
0003С5н	Memory Patch function - Patch address 4 middle	PFAM4		R/W
0003С6н	Memory Patch function - Patch address 4 high	PFAH4		R/W
0003C7н	Memory Patch function - Patch address 5 low	PFAL5		R/W
0003C8н	Memory Patch function - Patch address 5 middle	PFAM5		R/W
0003С9н	Memory Patch function - Patch address 5 high	PFAH5		R/W
0003САн	Memory Patch function - Patch address 6 low	PFAL6		R/W
0003СВн	Memory Patch function - Patch address 6 middle	PFAM6		R/W
0003ССн	Memory Patch function - Patch address 6 high	PFAH6		R/W
0003CDн	Memory Patch function - Patch address 7 low	PFAL7		R/W
0003СЕн	Memory Patch function - Patch address 7 middle	PFAM7		R/W
0003CFн	Memory Patch function - Patch address 7 high	PFAH7		R/W
0003D0н	Memory Patch function - Patch data 0 Low	PFDL0	PFD0	R/W
0003D1н	Memory Patch function - Patch data 0 High	PFDH0		R/W
0003D2н	Memory Patch function - Patch data 1 Low	PFDL1	PFD1	R/W
0003D3н	Memory Patch function - Patch data 1 High	PFDH1		R/W
0003D4н	Memory Patch function - Patch data 2 Low	PFDL2	PFD2	R/W
0003D5н	Memory Patch function - Patch data 2 High	PFDH2		R/W
0003D6н	Memory Patch function - Patch data 3 Low	PFDL3	PFD3	R/W
0003D7н	Memory Patch function - Patch data 3 High	PFDH3		R/W
0003D8н	Memory Patch function - Patch data 4 Low	PFDL4	PFD4	R/W
0003D9н	Memory Patch function - Patch data 4 High	PFDH4		R/W
0003DAн	Memory Patch function - Patch data 5 Low	PFDL5	PFD5	R/W

FUJITSU

I/O map MB96(F)35x (11 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0003DBн	Memory Patch function - Patch data 5 High	PFDH5		R/W
0003DCн	Memory Patch function - Patch data 6 Low	PFDL6	PFD6	R/W
0003DDн	Memory Patch function - Patch data 6 High	PFDH6		R/W
0003DEн	Memory Patch function - Patch data 7 Low	PFDL7	PFD7	R/W
0003DFн	Memory Patch function - Patch data 7 High	PFDH7		R/W
0003E0н- 0003F0н	Reserved			-
0003F1н	Memory Control Status Register A	MCSRA		R/W
0003F2н	Memory Timing Configuration Register A Low	MTCRAL	MTCRA	R/W
0003F3н	Memory Timing Configuration Register A High	MTCRAH		R/W
0003F4н- 0003F8н	Reserved			-
0003F9н	Flash Memory Write Control register 1	FMWC1		R/W
0003FAн	Flash Memory Write Control register 2	FMWC2		R/W
0003FBн	Flash Memory Write Control register 3	FMWC3		R/W
0003FCн	Flash Memory Write Control register 4	FMWC4		R/W
0003FDн	Flash Memory Write Control register 5	FMWC5		R/W
0003FEн- 0003FFн	Reserved			-
000400н	Standby Mode control register	SMCR		R/W
000401н	Clock select register	CKSR		R/W
000402н	Clock Stabilisation select register	CKSSR		R/W
000403н	Clock monitor register	CKMR		R
000404н	Clock Frequency control register Low	CKFCRL	CKFCR	R/W
000405н	Clock Frequency control register High	CKFCRH		R/W
000406н	PLL Control register Low	PLLCRL	PLLCR	R/W
000407н	PLL Control register High	PLLCRH		R/W
000408н	RC clock timer control register	RCTCR		R/W
000409н	Main clock timer control register	MCTCR		R/W
00040Ан	Sub clock timer control register	SCTCR		R/W

I/O map MB96(F)35x (12 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00040Bн	Reset cause and clock status register with clear function	RCCSRC		R
00040Сн	Reset configuration register	RCR		R/W
00040Dн	Reset cause and clock status register	RCCSR		R
00040Ен	Watch dog timer configuration register	WDTC		R/W
00040Fн	Watch dog timer clear pattern register	WDTCP		W
000410н- 000414н	Reserved			-
000415н	Clock output activation register	COAR		R/W
000416н	Clock output configuration register 0	COCR0		R/W
000417н	Clock output configuration register 1	COCR1		R/W
000418н	Clock Modulator control register	CMCR		R/W
000419 н	Reserved			-
00041Ан	Clock Modulator Parameter register Low	CMPRL	CMPR	R/W
00041Вн	Clock Modulator Parameter register High	CMPRH		R/W
00041Сн- 00042Вн	Reserved			-
00042Сн	Voltage Regulator Control register	VRCR		R/W
00042Dн	Clock Input and LVD Control Register	CILCR		R/W
00042Eн- 00042Fн	Reserved			-
000430н	I/O Port P00 - Data Direction Register	DDR00		R/W
000431н	I/O Port P01 - Data Direction Register	DDR01		R/W
000432н	I/O Port P02 - Data Direction Register	DDR02		R/W
000433н	I/O Port P03 - Data Direction Register	DDR03		R/W
000434н	I/O Port P04 - Data Direction Register	DDR04		R/W
000435н	I/O Port P05 - Data Direction Register	DDR05		R/W
000436н	I/O Port P06 - Data Direction Register	DDR06		R/W
000437н- 000443н	Reserved			-
000444н	I/O Port P00 - Port Input Enable Register	PIER00		R/W
000445н	I/O Port P01 - Port Input Enable Register	PIER01		R/W

FME-MB96350 rev 6

FUJITSU

I/O map MB96(F)35x (13 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000446н	I/O Port P02 - Port Input Enable Register	PIER02		R/W
000447н	I/O Port P03 - Port Input Enable Register	PIER03		R/W
000448н	I/O Port P04 - Port Input Enable Register	PIER04		R/W
000449н	I/O Port P05 - Port Input Enable Register	PIER05		R/W
00044Ан	I/O Port P06 - Port Input Enable Register	PIER06		R/W
00044Вн- 000457н	Reserved			-
000458н	I/O Port P00 - Port Input Level Register	PILR00		R/W
000459 н	I/O Port P01 - Port Input Level Register	PILR01		R/W
00045Ан	I/O Port P02 - Port Input Level Register	PILR02		R/W
00045Bн	I/O Port P03 - Port Input Level Register	PILR03		R/W
00045Сн	I/O Port P04 - Port Input Level Register	PILR04		R/W
00045Dн	I/O Port P05 - Port Input Level Register	PILR05		R/W
00045Eн	I/O Port P06 - Port Input Level Register	PILR06		R/W
00045Fн- 00046Bн	Reserved			-
00046Сн	I/O Port P00 - Extended Port Input Level Register	EPILR00		R/W
00046Dн	I/O Port P01 - Extended Port Input Level Register	EPILR01		R/W
00046Ен	I/O Port P02 - Extended Port Input Level Register	EPILR02		R/W
00046Fн	I/O Port P03 - Extended Port Input Level Register	EPILR03		R/W
000470н	I/O Port P04 - Extended Port Input Level Register	EPILR04		R/W
000471н	I/O Port P05 - Extended Port Input Level Register	EPILR05		R/W
000472н	I/O Port P06 - Extended Port Input Level Register	EPILR06		R/W
000473н- 00047Fн	Reserved			-
000480н	I/O Port P00 - Port Output Drive Register	PODR00		R/W
000481н	I/O Port P01 - Port Output Drive Register	PODR01		R/W
000482н	I/O Port P02 - Port Output Drive Register	PODR02		R/W
000483н	I/O Port P03 - Port Output Drive Register	PODR03		R/W
000484н	I/O Port P04 - Port Output Drive Register	PODR04		R/W
000485н	I/O Port P05 - Port Output Drive Register	PODR05		R/W

32

I/O map MB96(F)35x (14 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000486н	I/O Port P06 - Port Output Drive Register	PODR06		R/W
000487н- 0004А7н	Reserved			-
0004A8н	I/O Port P00 - Pull-Up resistor Control Register	PUCR00		R/W
0004А9н	I/O Port P01 - Pull-Up resistor Control Register	PUCR01		R/W
0004ААн	I/O Port P02 - Pull-Up resistor Control Register	PUCR02		R/W
0004АВн	I/O Port P03 - Pull-Up resistor Control Register	PUCR03		R/W
0004АСн	I/O Port P04 - Pull-Up resistor Control Register	PUCR04		R/W
0004ADн	I/O Port P05 - Pull-Up resistor Control Register	PUCR05		R/W
0004АЕн	I/O Port P06 - Pull-Up resistor Control Register	PUCR06		R/W
0004AFн- 0004BBн	Reserved			-
0004ВСн	I/O Port P00 - External Pin State Register	EPSR00		R
0004BDн	I/O Port P01 - External Pin State Register	EPSR01		R
0004ВЕн	I/O Port P02 - External Pin State Register	EPSR02		R
0004BFн	I/O Port P03 - External Pin State Register	EPSR03		R
0004С0н	I/O Port P04 - External Pin State Register	EPSR04		R
0004C1н	I/O Port P05 - External Pin State Register	EPSR05		R
0004C2н	I/O Port P06 - External Pin State Register	EPSR06		R
0004C3н- 0004CFн	Reserved			-
0004D0н	ADC analog input enable register 0	ADER0		R/W
0004D1н	ADC analog input enable register 1	ADER1		R/W
0004D2н	ADC analog input enable register 2	ADER2		R/W
0004D3н	ADC analog input enable register 3	ADER3		R/W
0004D4H	ADC analog input enable register 4	ADER4		R/W
0004D5н	Reserved			-
0004D6н	Peripheral Resource Relocation Register 0	PRRR0		R/W
0004D7н	Peripheral Resource Relocation Register 1	PRRR1		R/W
0004D8н	Peripheral Resource Relocation Register 2	PRRR2		R/W
0004D9н	Peripheral Resource Relocation Register 3	PRRR3		R/W

I/O map MB96(F)35x (15 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004DAн	Peripheral Resource Relocation Register 4	PRRR4		R/W
0004DBн	Peripheral Resource Relocation Register 5	PRRR5		R/W
0004DCн	Peripheral Resource Relocation Register 6	PRRR6		R/W
0004DDн	Peripheral Resource Relocation Register 7	PRRR7		R/W
0004DEн	Peripheral Resource Relocation Register 8	PRRR8		R/W
0004DFн	Peripheral Resource Relocation Register 9	PRRR9		R/W
0004E0н	RTC - Sub Second Register L	WTBRL0	WTBR0	R/W
0004E1н	RTC - Sub Second Register M	WTBRH0		R/W
0004E2н	RTC - Sub-Second Register H	WTBR1		R/W
0004E3н	RTC - Second Register	WTSR		R/W
0004E4н	RTC - Minutes	WTMR		R/W
0004E5н	RTC - Hour	WTHR		R/W
0004E6н	RTC - Timer Control Extended Register	WTCER		R/W
0004E7н	RTC - Clock select register	WTCKSR		R/W
0004E8н	RTC - Timer Control Register Low	WTCRL	WTCR	R/W
0004E9н	RTC - Timer Control Register High	WTCRH		R/W
0004ЕАн	CAL - Calibration unit Control register	CUCR		R/W
0004EBн	Reserved			-
0004ECн	CAL - Duration Timer Data Register Low	CUTDL	CUTD	R/W
0004EDн	CAL - Duration Timer Data Register High	CUTDH		R/W
0004EEн	CAL - Calibration Timer Register 2 Low	CUTR2L	CUTR2	R
0004EFн	CAL - Calibration Timer Register 2 High	CUTR2H		R
0004F0н	CAL - Calibration Timer Register 1 Low	CUTR1L	CUTR1	R
0004F1н	CAL - Calibration Timer Register 1 High	CUTR1H		R
0004F2н- 0004F9н	Reserved			-
0004FAн	RLT - Timer input select (for Cascading)	TMISR		R/W
0004FBн- 0004FFн	Reserved			-
000500н	FRT2 - Data register of free-running timer		TCDT2	R/W
000501 н	FRT2 - Data register of free-running timer			R/W



I/O map MB96(F)35x (16 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000502н	FRT2 - Control status register of free-running timer Low	TCCSL2	TCCS2	R/W
000503н	FRT2 - Control status register of free-running timer High	TCCSH2		R/W
000504н	FRT3 - Data register of free-running timer		TCDT3	R/W
000505н	FRT3 - Data register of free-running timer			R/W
000506н	FRT3 - Control status register of free-running timer Low	TCCSL3	TCCS3	R/W
000507н	FRT3 - Control status register of free-running timer High	TCCSH3		R/W
000508н- 000513н	Reserved			-
000514н	ICU8/ICU9 - Control Status Register	ICS89		R/W
000515н	ICU8/ICU9 - Edge Register	ICE89		R/W
000516н	ICU8 - Capture Register Low	IPCPL8	IPCP8	R
000517 н	ICU8 - Capture Register High	IPCPH8		R
000518н	ICU9 - Capture Register Low	IPCPL9	IPCP9	R
000519 н	ICU9 - Capture Register High	IPCPH9		R
00051Ан	ICU10/ICU11 - Control Status Register	ICS1011		R/W
00051Вн	ICU10/ICU11 - Edge Register	ICE1011		R/W
00051Сн	ICU10 - Capture Register Low	IPCPL10	IPCP10	R
00051Dн	ICU10 - Capture Register High	IPCPH10		R
00051Eн	ICU11 - Capture Register Low	IPCPL11	IPCP11	R
00051Fн	ICU11 - Capture Register High	IPCPH11		R
000520н- 00053Dн	Reserved			-
00053Ен	USART7 - Serial Mode Register	SMR7		R/W
00053Fн	USART7 - Serial Control Register	SCR7		R/W
000540н	USART7 - Serial TX Register	TDR7		W
000540н	USART7 - Serial RX Register	RDR7		R
000541 н	USART7 - Serial Status Register	SSR7		R/W
000542н	USART7 - Ext. Control/Com. Register	ECCR7		R/W

I/O map MB96(F)35x (17 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000543н	USART7 - Ext. Status Com. Register	ESCR7		R/W
000544н	USART7 - Baud Rate Generator Register Low	BGRL7	BGR7	R/W
000545н	USART7 - Baud Rate Generator Register High	BGRH7		R/W
000546н	USART7 - Extended Serial Interrupt Register	ESIR7		R/W
000547н	Reserved			-
000548н	USART8 - Serial Mode Register	SMR8		R/W
000549н	USART8 - Serial Control Register	SCR8		R/W
00054Ан	USART8 - Serial TX Register	TDR8		W
00054Ан	USART8 - Serial RX Register	RDR8		R
00054Вн	USART8 - Serial Status Register	SSR8		R/W
00054Сн	USART8 - Ext. Control/Com. Register	ECCR8		R/W
00054Dн	USART8 - Ext. Status Com. Register	ESCR8		R/W
00054Eн	USART8 - Baud Rate Generator Register Low	BGRL8	BGR8	R/W
00054Fн	USART8 - Baud Rate Generator Register High	BGRH8		R/W
000550н	USART8 - Extended Serial Interrupt Register	ESIR8		R/W
000551н- 000563н	Reserved			-
000564н	PPG6 - Timer register		PTMR6	R
000565н	PPG6 - Timer register			R
000566н	PPG6 - Period setting register		PCSR6	W
000567 н	PPG6 - Period setting register			W
000568н	PPG6 - Duty cycle register		PDUT6	W
000569н	PPG6 - Duty cycle register			W
00056Ан	PPG6 - Control status register Low	PCNL6	PCN6	R/W
00056Вн	PPG6 - Control status register High	PCNH6		R/W
00056Сн	PPG7 - Timer register		PTMR7	R
00056Dн	PPG7 - Timer register			R
00056Eн	PPG7 - Period setting register		PCSR7	W
00056Fн	PPG7 - Period setting register			W
000570н	PPG7 - Duty cycle register		PDUT7	w



I/O map MB96(F)35x (18 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000571 н	PPG7 - Duty cycle register			W
000572н	PPG7 - Control status register Low	PCNL7	PCN7	R/W
000573н	PPG7 - Control status register High	PCNH7		R/W
000574н	PPG11-PPG8 - General Control register 1 Low	GCN1L2	GCN12	R/W
000575н	PPG11-PPG8 - General Control register 1 High	GCN1H2		R/W
000576н	PPG11-PPG8 - General Control register 2 Low	GCN2L2	GCN22	R/W
000577н	PPG11-PPG8 - General Control register 2 High	GCN2H2		R/W
000578 н	PPG8 - Timer register		PTMR8	R
000579 н	PPG8 - Timer register			R
00057Ан	PPG8 - Period setting register		PCSR8	w
00057Вн	PPG8 - Period setting register			w
00057Сн	PPG8 - Duty cycle register		PDUT8	w
00057Dн	PPG8 - Duty cycle register			w
00057E н	PPG8 - Control status register Low	PCNL8	PCN8	R/W
00057Fн	PPG8 - Control status register High	PCNH8		R/W
000580н	PPG9 - Timer register		PTMR9	R
000581 н	PPG9 - Timer register			R
000582н	PPG9 - Period setting register		PCSR9	w
000583н	PPG9 - Period setting register			w
000584н	PPG9 - Duty cycle register		PDUT9	w
000585н	PPG9 - Duty cycle register			w
000586н	PPG9 - Control status register Low	PCNL9	PCN9	R/W
000587н	PPG9 - Control status register High	PCNH9		R/W
000588н	PPG10 - Timer register		PTMR10	R
000589н	PPG10 - Timer register			R
00058Ан	PPG10 - Period setting register		PCSR10	w
00058Bн	PPG10 - Period setting register			W
00058Cн	PPG10 - Duty cycle register		PDUT10	W
00058Dн	PPG10 - Duty cycle register			W
00058Eн	PPG10 - Control status register Low	PCNL10	PCN10	R/W

I/O map MB96(F)35x (19 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access R/W	
00058Fн	PPG10 - Control status register High	PCNH10			
000590н	PPG11 - Timer register		PTMR11	R	
000591 н	PPG11 - Timer register			R	
000592н	PPG11 - Period setting register		PCSR11	W	
000593н	PPG11 - Period setting register			w	
000594н	PPG11 - Duty cycle register		PDUT11	W	
000595н	PPG11 - Duty cycle register			W	
000596н	PPG11 - Control status register Low	PCNL11	PCN11	R/W	
000597н	PPG11 - Control status register High	PCNH11		R/W	
000598н	PPG15-PPG12 - General Control register 1 Low	GCN1L3	GCN13	R/W	
000599н	PPG15-PPG12 - General Control register 1 High	GCN1H3		R/W	
00059Ан	PPG15-PPG12 - General Control register 2 Low	GCN2L3	GCN23	R/W	
00059Вн	PPG15-PPG12 - General Control register 2 High	GCN2H3		R/W	
00059Сн	PPG12 - Timer register		PTMR12	R	
00059Dн	PPG12 - Timer register			R	
00059Ен	PPG12 - Period setting register		PCSR12	W	
00059Fн	PPG12 - Period setting register			w	
0005А0н	PPG12 - Duty cycle register		PDUT12	W	
0005A1н	PPG12 - Duty cycle register			W	
0005А2н	PPG12 - Control status register Low	PCNL12	PCN12	R/W	
0005АЗн	PPG12 - Control status register High	PCNH12		R/W	
0005A4н	PPG13 - Timer register		PTMR13	R	
0005А5н	PPG13 - Timer register			R	
0005А6н	PPG13 - Period setting register		PCSR13	W	
0005А7 н	PPG13 - Period setting register			W	
0005A8н	PPG13 - Duty cycle register		PDUT13	W	
0005A9н	PPG13 - Duty cycle register			W	
0005ААн	PPG13 - Control status register Low	PCNL13	PCN13	R/W	
0005АВн	PPG13 - Control status register High	PCNH13		R/W	
0005АСн	PPG14 - Timer register		PTMR14	R	

38

I/O map MB96(F)35x (20 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access R	
0005ADн	PPG14 - Timer register				
0005АЕн	PPG14 - Period setting register		PCSR14	W	
0005AFн	PPG14 - Period setting register			w	
0005В0н	PPG14 - Duty cycle register		PDUT14	w	
0005B1н	PPG14 - Duty cycle register			w	
0005B2н	PPG14 - Control status register Low	PCNL14	PCN14	R/W	
0005B3н	PPG14 - Control status register High	PCNH14		R/W	
0005B4н	PPG15 - Timer register		PTMR15	R	
0005B5н	PPG15 - Timer register			R	
0005B6н	PPG15 - Period setting register		PCSR15	w	
0005B7н	PPG15 - Period setting register			w	
0005B8н	PPG15 - Duty cycle register		PDUT15	w	
0005B9н	PPG15 - Duty cycle register			W	
0005ВАн	PPG15 - Control status register Low	PCNL15	PCN15	R/W	
0005ВВн	PPG15 - Control status register High	PCNH15		R/W	
0005ВСн	PPG19-PPG16 - General Control register 1 Low	GCN1L4	GCN14	R/W	
0005BDн	PPG19-PPG16 - General Control register 1 High	GCN1H4		R/W	
0005ВЕн	PPG19-PPG16 - General Control register 2 Low	GCN2L4	GCN24	R/W	
0005BFн	PPG19-PPG16 - General Control register 2 High	GCN2H4		R/W	
0005С0н	PPG16 - Timer register		PTMR16	R	
0005C1н	PPG16 - Timer register			R	
0005C2н	PPG16 - Period setting register		PCSR16	w	
0005C3н	PPG16 - Period setting register			w	
0005C4н	PPG16 - Duty cycle register		PDUT16	W	
0005C5н	PPG16 - Duty cycle register			W	
0005С6н	PPG16 - Control status register Low	PCNL16	PCN16	R/W	
0005C7н	PPG16 - Control status register High	PCNH16		R/W	
0005C8н	PPG17 - Timer register	PTMR1		R	
0005С9н	PPG17 - Timer register			R	
0005САн	PPG17 - Period setting register		PCSR17	w	

FME-MB96350 rev 6

I/O map MB96(F)35x (21 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access W	
0005СВн	PPG17 - Period setting register				
0005ССн	PPG17 - Duty cycle register		PDUT17	w	
0005CDн	PPG17 - Duty cycle register			w	
0005СЕн	PPG17 - Control status register Low	PCNL17	PCN17	R/W	
0005CFн	PPG17 - Control status register High	PCNH17		R/W	
0005D0н	PPG18 - Timer register		PTMR18	R	
0005D1н	PPG18 - Timer register			R	
0005D2н	PPG18 - Period setting register		PCSR18	w	
0005D3н	PPG18 - Period setting register			w	
0005D4н	PPG18 - Duty cycle register		PDUT18	w	
0005D5н	PPG18 - Duty cycle register			w	
0005D6н	PPG18 - Control status register Low	PCNL18	PCN18	R/W	
0005D7н	PPG18 - Control status register High	PCNH18		R/W	
0005D8н	PPG19 - Timer register		PTMR19	R	
0005D9н	PPG19 - Timer register			R	
0005DAн	PPG19 - Period setting register		PCSR19	w	
0005DBн	PPG19 - Period setting register			w	
0005DCн	PPG19 - Duty cycle register		PDUT19	w	
0005DDн	PPG19 - Duty cycle register			w	
0005DEн	PPG19 - Control status register Low	PCNL19	PCN19	R/W	
0005DFн	PPG19 - Control status register High	PCNH19		R/W	
0005E0н- 00065Fн	Reserved			-	
000660н	Peripheral Resource Relocation Register 10	PRRR10		R/W	
000661н	Peripheral Resource Relocation Register 11	PRRR11		R/W	
000662н	Peripheral Resource Relocation Register 12	PRRR12		R/W	
000663н	Peripheral Resource Relocation Register 13	PRRR13		W	
000664н- 0006DFн	Reserved			-	
0006Е0н	External Bus - Area configuration register 0 Low	EACL0	EAC0	R/W	
0006E1н	External Bus - Area configuration register 0 High	EACH0		R/W	



I/O map MB96(F)35x (22 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0006E2н	External Bus - Area configuration register 1 Low	EACL1	EAC1	R/W
0006E3н	External Bus - Area configuration register 1 High	EACH1		R/W
0006E4н	External Bus - Area configuration register 2 Low	EACL2	EAC2	R/W
0006E5н	External Bus - Area configuration register 2 High	EACH2		R/W
0006E6н	External Bus - Area configuration register 3 Low	EACL3	EAC3	R/W
0006E7н	External Bus - Area configuration register 3 High	EACH3		R/W
0006E8н	External Bus - Area configuration register 4 Low	EACL4	EAC4	R/W
0006E9н	External Bus - Area configuration register 4 High	EACH4		R/W
0006EAн	External Bus - Area configuration register 5 Low	EAC5	R/W	
0006EBн	External Bus - Area configuration register 5 High	EACH5		R/W
0006ECн	External Bus - Area select register 2	EAS2		R/W
0006EDн	External Bus - Area select register 3	EAS3		R/W
0006EEн	External Bus - Area select register 4	EAS4		R/W
0006EFн	External Bus - Area select register 5	EAS5		R/W
0006F0н	External Bus - Mode register	EBM		R/W
0006F1н	External Bus - Clock and Function register	EBCF		R/W
0006F2н	External Bus - Address output enable register 0	EBAE0		R/W
0006F3н	External Bus - Address output enable register 1	EBAE1		R/W
0006F4н	External Bus - Address output enable register 2	EBAE2		R/W
0006F5н	External Bus - Control signal register	EBCS		R/W
0006F6н- 0007FFн	Reserved			-
000800н	CAN1 - Control register Low	CTRLRL1	CTRLR1	R/W
000801 н	CAN1 - Control register High (reserved)	CTRLRH1		R
000802н	CAN1 - Status register Low	STATRL1	STATR1	R/W
000803н	CAN1 - Status register High (reserved)	STATRH1		R
000804н	CAN1 - Error Counter Low (Transmit)	ERRCNTL1	ERRCNT1	R
000805н	CAN1 - Error Counter High (Receive)	ERRCNTH1		R
000806н	CAN1 - Bit Timing Register Low	BTRL1	BTR1	R/W
000807 н	CAN1 - Bit Timing Register High	BTRH1		R/W

I/O map MB96(F)35x (23 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access	
000808н	CAN1 - Interrupt Register Low	INTRL1	INTR1	R	
000809н	CAN1 - Interrupt Register High	INTRH1		R	
00080Ан	CAN1 - Test Register Low	TESTRL1	TESTR1	R/W	
00080Вн	CAN1 - Test Register High (reserved)	TESTRH1		R	
00080Сн	CAN1 - BRP Extension register Low	BRPERL1	BRPER1	R/W	
00080Dн	CAN1 - BRP Extension register High (reserved)	BRPERH1		R	
00080Eн- 00080Fн	Reserved			-	
000810н	CAN1 - IF1 Command request register Low	IF1CREQL1	IF1CREQ1	R/W	
000811 н	CAN1 - IF1 Command request register High	IF1CREQH1		R/W	
000812н	CAN1 - IF1 Command Mask register Low	IF1CMSKL1	IF1CMSK1	R/W	
000813н	CAN1 - IF1 Command Mask register High (re- served)	IF1CMSKH1		R	
000814н	CAN1 - IF1 Mask 1 Register Low	IF1MSK1L1	IF1MSK11	R/W	
000815н	CAN1 - IF1 Mask 1 Register High	IF1MSK1H1		R/W	
000816 н	CAN1 - IF1 Mask 2 Register Low	IF1MSK2L1	IF1MSK21	R/W	
000817 н	CAN1 - IF1 Mask 2 Register High	IF1MSK2H1		R/W	
000818 н	CAN1 - IF1 Arbitration 1 Register Low	IF1ARB1L1	IF1ARB11	R/W	
000819н	CAN1 - IF1 Arbitration 1 Register High	IF1ARB1H1		R/W	
00081Ан	CAN1 - IF1 Arbitration 2 Register Low	IF1ARB2L1	IF1ARB21	R/W	
00081Вн	CAN1 - IF1 Arbitration 2 Register High	IF1ARB2H1		R/W	
00081Сн	CAN1 - IF1 Message Control Register Low	IF1MCTRL1	IF1MCTR1	R/W	
00081Dн	CAN1 - IF1 Message Control Register High	IF1MCTRH1		R/W	
00081Eн	CAN1 - IF1 Data A1 Low	IF1DTA1L1	IF1DTA11	R/W	
00081Fн	CAN1 - IF1 Data A1 High	IF1DTA1H1		R/W	
000820н	CAN1 - IF1 Data A2 Low	IF1DTA2L1	IF1DTA21	R/W	
000821н	CAN1 - IF1 Data A2 High	IF1DTA2H1		R/W	
000822н	CAN1 - IF1 Data B1 Low	IF1DTB1L1	IF1DTB11	R/W	
000823н	CAN1 - IF1 Data B1 High	IF1DTB1H1		R/W	
000824н	CAN1 - IF1 Data B2 Low	IF1DTB2L1	IF1DTB21	R/W	
000825н	CAN1 - IF1 Data B2 High	IF1DTB2H1		R/W	

42

FME-MB96350 rev 6

I/O map MB96(F)35x (24 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access	
000826н- 00083Fн	Reserved			-	
000840н	CAN1 - IF2 Command request register Low	IF2CREQL1	IF2CREQ1	R/W	
000841н	CAN1 - IF2 Command request register High	IF2CREQH1		R/W	
000842н	CAN1 - IF2 Command Mask register Low	IF2CMSKL1	IF2CMSK1	R/W	
000843н	CAN1 - IF2 Command Mask register High (re- served)	IF2CMSKH1		R	
000844н	CAN1 - IF2 Mask 1 Register Low	IF2MSK1L1	IF2MSK11	R/W	
000845н	CAN1 - IF2 Mask 1 Register High	IF2MSK1H1		R/W	
000846н	CAN1 - IF2 Mask 2 Register Low	IF2MSK2L1	IF2MSK21	R/W	
000847н	CAN1 - IF2 Mask 2 Register High	IF2MSK2H1		R/W	
000848н	CAN1 - IF2 Arbitration 1 Register Low	IF2ARB1L1	IF2ARB11	R/W	
000849н	CAN1 - IF2 Arbitration 1 Register High	IF2ARB1H1		R/W	
00084Ан	CAN1 - IF2 Arbitration 2 Register Low	IF2ARB2L1	IF2ARB21	R/W	
00084Вн	CAN1 - IF2 Arbitration 2 Register High	IF2ARB2H1		R/W	
00084Сн	CAN1 - IF2 Message Control Register Low	IF2MCTRL1	IF2MCTR1	R/W	
00084Dн	CAN1 - IF2 Message Control Register High	IF2MCTRH1		R/W	
00084Eн	CAN1 - IF2 Data A1 Low	IF2DTA1L1	IF2DTA11	R/W	
00084Fн	CAN1 - IF2 Data A1 High	IF2DTA1H1		R/W	
000850н	CAN1 - IF2 Data A2 Low	IF2DTA2L1	IF2DTA21	R/W	
000851 н	CAN1 - IF2 Data A2 High	IF2DTA2H1		R/W	
000852н	CAN1 - IF2 Data B1 Low	IF2DTB1L1	IF2DTB11	R/W	
000853н	CAN1 - IF2 Data B1 High	IF2DTB1H1		R/W	
000854н	CAN1 - IF2 Data B2 Low	IF2DTB2L1	IF2DTB21	R/W	
000855 н	CAN1 - IF2 Data B2 High	IF2DTB2H1		R/W	
000856н- 00087Fн	Reserved			-	
000880н	CAN1 - Transmission Request 1 Register Low	TREQR1L1	TREQR11	R	
000881 н	CAN1 - Transmission Request 1 Register High	TREQR1H1		R	
000882н	CAN1 - Transmission Request 2 Register Low	TREQR2L1	TREQR21	R	
000883н	CAN1 - Transmission Request 2 Register High	TREQR2H1		R	

FME-MB96350 rev 6

I/O map MB96(F)35x (25 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access	
000884н- 00088Fн	Reserved				
000890н	CAN1 - New Data 1 Register Low	NEWDT1L1	NEWDT11	R	
000891 н	CAN1 - New Data 1 Register High	NEWDT1H1		R	
000892н	CAN1 - New Data 2 Register Low	NEWDT2L1	NEWDT21	R	
000893н	CAN1 - New Data 2 Register High	NEWDT2H1		R	
000894н- 00089Fн	Reserved			-	
0008A0 н	CAN1 - Interrupt Pending 1 Register Low	INTPND1L1	INTPND11	R	
0008A1 н	CAN1 - Interrupt Pending 1 Register High	INTPND1H1		R	
0008А2н	CAN1 - Interrupt Pending 2 Register Low	INTPND2L1	INTPND21	R	
0008АЗ н	CAN1 - Interrupt Pending 2 Register High	INTPND2H1		R	
0008А4н- 0008АFн	Reserved			-	
0008В0н	CAN1 - Message Valid 1 Register Low	MSGVAL1L1	MSGVAL11	R	
0008B1н	CAN1 - Message Valid 1 Register High	MSGVAL1H1		R	
0008B2н	CAN1 - Message Valid 2 Register Low	MSGVAL2L1	MSGVAL21	R	
0008B3н	CAN1 - Message Valid 2 Register High	MSGVAL2H1		R	
0008B4н- 0008CDн	Reserved			-	
0008CEH	CAN1 - Output enable register	COER1		R/W	
0008CFн- 0008FFн	Reserved			-	
000900н	CAN2 - Control register Low	CTRLRL2	CTRLR2	R/W	
000901н	CAN2 - Control register High (reserved)	CTRLRH2		R	
000902н	CAN2 - Status register Low	STATRL2	STATR2	R/W	
000903н	CAN2 - Status register High (reserved)	STATRH2		R	
000904н	CAN2 - Error Counter Low (Transmit)	ERRCNTL2	ERRCNT2	R	
000905н	CAN2 - Error Counter High (Receive)	ERRCNTH2		R	
000906н	CAN2 - Bit Timing Register Low	BTRL2	BTR2	R/W	
000907н	CAN2 - Bit Timing Register High	BTRH2		R/W	
000908н	CAN2 - Interrupt Register Low	INTRL2	INTR2	R	

44

I/O map MB96(F)35x (26 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access	
000909н	CAN2 - Interrupt Register High	INTRH2		R	
00090Ан	CAN2 - Test Register Low	TESTRL2	TESTR2	R/W	
00090Вн	CAN2 - Test Register High (reserved)	TESTRH2		R	
00090Сн	CAN2 - BRP Extension register Low	BRPERL2	BRPER2	R/W	
00090Dн	CAN2 - BRP Extension register High (reserved)	BRPERH2		R	
00090Eн- 00090Fн	Reserved			-	
000910н	CAN2 - IF1 Command request register Low	IF1CREQL2	IF1CREQ2	R/W	
000911н	CAN2 - IF1 Command request register High	IF1CREQH2		R/W	
000912н	CAN2 - IF1 Command Mask register Low IF1CMSKL2 IF1CMSK2				
000913 н	CAN2 - IF1 Command Mask register High (re- served)	IF1CMSKH2		R	
000914н	CAN2 - IF1 Mask 1 Register Low	IF1MSK1L2	IF1MSK12	R/W	
000915н	CAN2 - IF1 Mask 1 Register High	IF1MSK1H2		R/W	
000916н	CAN2 - IF1 Mask 2 Register Low	IF1MSK2L2	IF1MSK22	R/W	
000917н	CAN2 - IF1 Mask 2 Register High	IF1MSK2H2		R/W	
000918н	CAN2 - IF1 Arbitration 1 Register Low	IF1ARB1L2	IF1ARB12	R/W	
000919н	CAN2 - IF1 Arbitration 1 Register High	IF1ARB1H2		R/W	
00091Ан	CAN2 - IF1 Arbitration 2 Register Low	IF1ARB2L2	IF1ARB22	R/W	
00091Bн	CAN2 - IF1 Arbitration 2 Register High	IF1ARB2H2		R/W	
00091Cн	CAN2 - IF1 Message Control Register Low	IF1MCTRL2	IF1MCTR2	R/W	
00091Dн	CAN2 - IF1 Message Control Register High	IF1MCTRH2		R/W	
00091Eн	CAN2 - IF1 Data A1 Low	IF1DTA1L2	IF1DTA12	R/W	
00091Fн	CAN2 - IF1 Data A1 High	IF1DTA1H2		R/W	
000920н	CAN2 - IF1 Data A2 Low	IF1DTA2L2	IF1DTA22	R/W	
000921н	CAN2 - IF1 Data A2 High	IF1DTA2H2		R/W	
000922н	CAN2 - IF1 Data B1 Low	IF1DTB1L2	IF1DTB12	R/W	
000923н	CAN2 - IF1 Data B1 High	IF1DTB1H2		R/W	
000924н	CAN2 - IF1 Data B2 Low	IF1DTB2L2	IF1DTB22	R/W	
000925н	CAN2 - IF1 Data B2 High	IF1DTB2H2		R/W	

I/O map MB96(F)35x (27 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access	
000926н- 00093Fн	Reserved				
000940н	CAN2 - IF2 Command request register Low	IF2CREQL2	IF2CREQ2	R/W	
000941н	CAN2 - IF2 Command request register High	IF2CREQH2		R/W	
000942н	CAN2 - IF2 Command Mask register Low	IF2CMSKL2	IF2CMSK2	R/W	
000943н	CAN2 - IF2 Command Mask register High (re- served)	IF2CMSKH2		R	
000944н	CAN2 - IF2 Mask 1 Register Low	IF2MSK1L2	IF2MSK12	R/W	
000945н	CAN2 - IF2 Mask 1 Register High	IF2MSK1H2		R/W	
000946н	CAN2 - IF2 Mask 2 Register Low	IF2MSK2L2	IF2MSK22	R/W	
000947н	CAN2 - IF2 Mask 2 Register High	IF2MSK2H2		R/W	
000948н	CAN2 - IF2 Arbitration 1 Register Low	IF2ARB1L2	IF2ARB12	R/W	
000949н	CAN2 - IF2 Arbitration 1 Register High	IF2ARB1H2		R/W	
00094Ан	CAN2 - IF2 Arbitration 2 Register Low	IF2ARB2L2	IF2ARB22	R/W	
00094Вн	CAN2 - IF2 Arbitration 2 Register High	IF2ARB2H2		R/W	
00094Сн	CAN2 - IF2 Message Control Register Low	IF2MCTRL2	IF2MCTR2	R/W	
00094Dн	CAN2 - IF2 Message Control Register High	IF2MCTRH2		R/W	
00094Eн	CAN2 - IF2 Data A1 Low	IF2DTA1L2	IF2DTA12	R/W	
00094Fн	CAN2 - IF2 Data A1 High	IF2DTA1H2		R/W	
000950н	CAN2 - IF2 Data A2 Low	IF2DTA2L2	IF2DTA22	R/W	
000951 н	CAN2 - IF2 Data A2 High	IF2DTA2H2		R/W	
000952н	CAN2 - IF2 Data B1 Low	IF2DTB1L2	IF2DTB12	R/W	
000953н	CAN2 - IF2 Data B1 High	IF2DTB1H2		R/W	
000954н	CAN2 - IF2 Data B2 Low	IF2DTB2L2	IF2DTB22	R/W	
000955н	CAN2 - IF2 Data B2 High	IF2DTB2H2		R/W	
000956н- 00097Fн	Reserved			-	
000980н	CAN2 - Transmission Request 1 Register Low	TREQR1L2	TREQR12	R	
000981 н	CAN2 - Transmission Request 1 Register High	TREQR1H2		R	
000982н	CAN2 - Transmission Request 2 Register Low	TREQR2L2	TREQR22	R	
000983н	CAN2 - Transmission Request 2 Register High	TREQR2H2		R	

46

I/O map MB96(F)35x (28 of 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000984н- 00098Fн	Reserved			-
000990н	CAN2 - New Data 1 Register Low	NEWDT1L2	NEWDT12	R
000991н	CAN2 - New Data 1 Register High	NEWDT1H2		R
000992н	CAN2 - New Data 2 Register Low	NEWDT2L2	NEWDT22	R
000993н	CAN2 - New Data 2 Register High	NEWDT2H2		R
000994н- 00099Fн	Reserved			-
0009А0н	CAN2 - Interrupt Pending 1 Register Low	INTPND1L2	INTPND12	R
0009A1н	CAN2 - Interrupt Pending 1 Register High	INTPND1H2		R
0009А2н	CAN2 - Interrupt Pending 2 Register Low	INTPND2L2	INTPND22	R
0009АЗн	CAN2 - Interrupt Pending 2 Register High	INTPND2H2		R
0009А4н- 0009АFн	Reserved			-
0009В0н	CAN2 - Message Valid 1 Register Low	MSGVAL1L2	MSGVAL12	R
0009B1н	CAN2 - Message Valid 1 Register High	MSGVAL1H2		R
0009В2н	CAN2 - Message Valid 2 Register Low	MSGVAL2L2	MSGVAL22	R
0009ВЗн	CAN2 - Message Valid 2 Register High	MSGVAL2H2		R
0009B4н- 0009CDн	Reserved			-
0009СЕн	CAN2 - Output enable register	COER2		R/W
0009CFн- 000BFFн	Reserved			-

Note: Any write access to reserved addresses in the I/O map should not be performed. A read access to a reserved address results in reading 'X'.

Registers of resources which are described in this table, but which are not supported by the device, should also be handled as "Reserved".

■ INTERRUPT VECTOR TABLE

Interrupt vector table MB96(F)35x (1 of 3)

Vector number	Offset in vector ta- ble	Vector name	Cleared by DMA	Index in ICR to pro- gram	Description
0	3FCн	CALLV0	No	-	
1	3F8⊦	CALLV1	No	-	
2	3F4⊦	CALLV2	No	-	
3	3F0н	CALLV3	No	-	
4	ЗЕСн	CALLV4	No	-	
5	3E8н	CALLV5	No	-	
6	3E4н	CALLV6	No	-	
7	3Е0н	CALLV7	No	-	
8	3DCн	RESET	No	-	
9	3D8н	INT9	No	-	
10	3D4н	EXCEPTION	No	-	
11	3D0н	NMI	No	-	Non-Maskable Interrupt
12	3ССн	DLY	No	12	Delayed Interrupt
13	3С8н	RC_TIMER	No	13	RC Timer
14	3C4н	MC_TIMER	No	14	Main Clock Timer
15	3С0н	SC_TIMER	No	15	Sub Clock Timer
16	3ВСн	PLL_UNLOCK	No	16	Reserved
17	3B8н	EXTINT0	Yes	17	External Interrupt 0
18	3B4н				Reserved
19	3В0н	EXTINT2	Yes	19	External Interrupt 2
20	ЗАСн	EXTINT3	Yes	20	External Interrupt 3
21	3A8н	EXTINT4	Yes	21	External Interrupt 4
22	3А4н				Reserved
23	3А0н	EXTINT7	Yes	23	External Interrupt 7
24	39С н	EXTINT8	Yes	24	External Interrupt 8
25	398н	EXTINT9	Yes	25	External Interrupt 9
26	394н	EXTINT10	Yes	26	External Interrupt 10
27	390н	EXTINT11	Yes	27	External Interrupt 11
28	38Сн	EXTINT12	Yes	28	External Interrupt 12
29	388н	EXTINT13	Yes	29	External Interrupt 13
30	384н	EXTINT14	Yes	30	External Interrupt 14
31	380н	EXTINT15	Yes	31	External Interrupt 15
32	37Сн	CAN1	No	32	CAN Controller 1 (only MB96F356Y/R)



Interrupt vector table MB96(F)35x (2 of 3)

Vector number	Offset in vector ta- ble	Vector name	Cleared by DMA	Index in ICR to pro- gram	Description
33	378н	CAN2	No	33	CAN Controller 2 (only MB96F356Y/R and MB96F353R/F355R)
34	374н	PPG0	Yes	34	Programmable Pulse Generator 0
35	370н	PPG1	Yes	35	Programmable Pulse Generator 1
36	36Cн	PPG2	Yes	36	Programmable Pulse Generator 2
37	368н	PPG3	Yes	37	Programmable Pulse Generator 3
38	364н	PPG4	Yes	38	Programmable Pulse Generator 4
39	360	PPG5	Yes	39	Programmable Pulse Generator 5
40	35Сн	PPG6	Yes	40	Programmable Pulse Generator 6
41	358н	PPG7	Yes	41	Programmable Pulse Generator 7
42	354н	PPG8	Yes	42	Programmable Pulse Generator 8
43	350н	PPG9	Yes	43	Programmable Pulse Generator 9
44	34Сн	PPG10	Yes	44	Programmable Pulse Generator 10
45	348н	PPG11	Yes	45	Programmable Pulse Generator 11
46	344н	PPG12	Yes	46	Programmable Pulse Generator 12
47	340н	PPG13	Yes	47	Programmable Pulse Generator 13
48	33Сн	PPG14	Yes	48	Programmable Pulse Generator 14
49	338н	PPG15	Yes	49	Programmable Pulse Generator 15
50	334н	PPG16	Yes	50	Programmable Pulse Generator 16
51	330н	PPG17	Yes	51	Programmable Pulse Generator 17
52	32Сн	PPG18	Yes	52	Programmable Pulse Generator 18
53	328н	PPG19	Yes	53	Programmable Pulse Generator 19
54	324н	RLT0	Yes	54	Reload Timer 0
55	320н	RLT1	Yes	55	Reload Timer 1
56	31Cн	RLT2	Yes	56	Reload Timer 2
57	318н	RLT3	Yes	57	Reload Timer 3
58	314н	PPGRLT	Yes	58	Reload Timer 6 - dedicated for PPG
59	310н	ICU0	Yes	59	Input Capture Unit 0
60	30Сн	ICU1	Yes	60	Input Capture Unit 1
61	308н				Reserved
62	304н				Reserved
63	300н	ICU4	Yes	63	Input Capture Unit 4
64	2FCн	ICU5	Yes	64	Input Capture Unit 5
65	2F8н	ICU6	Yes	65	Input Capture Unit 6
66	2F4н	ICU7	Yes	66	Input Capture Unit 7

FME-MB96350 rev 6

Interrupt vector table MB96(F)35x (3 of 3)

Vector number	Offset in vector ta- ble	Vector name	Cleared by DMA	Index in ICR to pro- gram	Description
67	2F0н				Reserved
68	2ECн	ICU9	Yes	68	Input Capture Unit 9
69	2E8н	ICU10	Yes	69	Input Capture Unit 10
70	2Е4н				Reserved
71	2Е0н	OCU4	Yes	71	Output Compare Unit 4
72	2DCн	OCU5	Yes	72	Output Compare Unit 5
73	2D8н	OCU6	Yes	73	Output Compare Unit 6
74	2D4н	OCU7	Yes	74	Output Compare Unit 7
75	2D0н				Reserved
76	2ССн				Reserved
77	2С8н	FRT0	Yes	77	Free Running Timer 0
78	2С4н	FRT1	Yes	78	Free Running Timer 1
79	2С0н	FRT2	Yes	79	Free Running Timer 2
80	2ВСн	FRT3	Yes	80	Free Running Timer 3
81	2В8н	RTC0	No	81	Real Timer Clock
82	2В4н	CAL0	No	82	Clock Calibration Unit
83	2В0н	IIC0	Yes	83	I2C interface
84	2АСн	ADC0	Yes	84	A/D Converter
85	2А8н	LINR2	Yes	85	LIN USART 2 RX
86	2А4н	LINT2	Yes	86	LIN USART 2 TX
87	2А0н	LINR3	Yes	87	LIN USART 3 RX
88	29Сн	LINT3	Yes	88	LIN USART 3 TX
89	298н	LINR7	Yes	89	LIN USART 7 RX
90	294н	LINT7	Yes	90	LIN USART 7 TX
91	290н	LINR8	Yes	91	LIN USART 8 RX
92	28Сн	LINT8	Yes	92	LIN USART 8 TX
93	288н	FLASH_A	No	93	Flash memory A (only Flash devices)

■ HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Unused sub clock signal
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on energization
- Stabilization of power supply voltage
- Serial communication

1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than 2 k Ω .


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:


1. Single phase external clock

• When using a single phase external clock, X0 pin must be driven and X1 pin left open.



2. Opposite phase external clock

• When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.



4. Unused sub clock signal

If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

5. Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

6. Power supply pins (Vcc/Vss)

It is required that all V_{cc}-level as well as all V_{ss}-level power supply pins are at the same potential. If there is more than one V_{cc} or V_{ss} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss must be connected to the device from the power supply with lowest possible impedance.

As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1 μ F between V_{cc} and V_{ss} as close as possible to V_{cc} and V_{ss} pins.

7. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

8. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (Vcc) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed AVRH or AVcc (turning the analog and digital power supplies simultaneously on or off is acceptable).

9. Pin handling when not using the A/D converter

It is required to connect the unused pins of the A/D converter as AVcc = Vcc, AVss = AVRH = AVRL = Vss.

10. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than $50\mu s$ from 0.2 V to 2.7 V.

11. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10% of the standard Vcc power supply voltage and the transient fluctuation rate becomes $0.1V/\mu s$ or less in instantaneous fluctuation for power supply switching.

12. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Devenedar	Cumhal	Ra	ting	11	Domorko
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage	Vcc	Vss - 0.3	Vss + 6.0	V	
Fower supply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc ^{*1}
AD Converter voltage references	AVRH, AVRL	Vss - 0.3	Vss + 6.0	V	$AV_{CC} \ge AVRH$, $AV_{CC} \ge AVRL$, $AVRH > AVRL$, $AVRL \ge AV_{SS}$
Input voltage	Vi	Vss - 0.3	Vss + 6.0	V	Vi≤Vcc + 0.3V *2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	Vo ≤ Vcc + 0.3V *2
Maximum Clamp Current		-4.0	+4.0	mA	Applicable to general purpose I/O pins *3
Total Maximum Clamp Current	Σ Iclamp	-	40	mA	Applicable to general purpose I/O pins *3
"L" level maximum output current	IOL1	-	15	mA	Normal outputs with driving strength set to 5mA
"L" level average output current	OLAV1	-	5	mA	Normal outputs with driving strength set to 5mA
"L" level maximum overall output current	Σlol1	-	100	mA	Normal outputs
"L" level average overall output current	Σ IOLAV1	-	50	mA	Normal outputs
"H" level maximum output current	Іон1	-	-15	mA	Normal outputs with driving strength set to 5mA
"H" level average output current	OHAV1	-	-5	mA	Normal outputs with driving strength set to 5mA
"H" level maximum overall output current	Σ Іон1	-	-100	mA	Normal outputs
"H" level average overall output current	ΣΙΟΗΑV1	-	-50	mA	Normal outputs
		-	320*5	mW	T _A =105°C
		-	640 ^{*5}	mW	T _A =85°C
Permitted Power dissipation (Flash de-	-	-	800*5	mW	T _A =75°C
vices)*4	PD	-	400*5	mW	T _A =125°C, no Flash program/ erase ^{*6}
		-	560 ^{*5}	mW	T _A =115°C, no Flash program/ erase ^{*6}
		0	+70		MB96V300B
Operating ambient temperature	TA	-40	+105	°C	
		-40	+125		*6
Storage temperature	Tstg	-55	+150	°C	

*1: AVcc and Vcc must be set to the same voltage. It is required that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc neither when the power is switched on.

54

- *2: V₁ and V₀ should not exceed V_{cc} + 0.3 V. V₁ should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the I_{CLAMP} rating super-sedes the V₁ rating. Input/output voltages of standard ports depend on V_{cc}.
- *3: Applicable to all general purpose I/O pins (Pnn_m)
 - Use within recommended operating conditions.
 - Use at DC voltage (current)

• The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.


• The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

• Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.

• Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.

• Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).

• Sample recommended circuits:



*4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows: $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \sum (V_{OL} * I_{OL} + V_{OH} * I_{OH})$ (IO load power dissipation, sum is performed on all IO ports) $P_{INT} = V_{CC} * (I_{CC} + I_A)$ (internal power dissipation)

Icc is the total core current consumption into Vcc as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming or the clock modulator.

IA is the analog current consumption into AVcc.

- *5: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.
- *6: Please contact Fujitsu for reliability limitations when using under these conditions.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

Parameter	Symbol		Value			Remarks
Farameter	Symbol	Min	Тур	Max	Unit	rteilidi k5
Power supply voltage	Vcc	3.0	-	5.5	V	
Smoothing capacitor at C pin	Cs	3.5	4.7 - 10	15	μF	Use a low inductance capacitor (for example X7R ceramic ca- pacitor)

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC characteristics

					Value	;		
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks
Input H voltage			CMOS Hysteresis 0.8/0.2 input se- lected	0.8 Vcc	-	Vcc + 0.3	V	
			CMOS Hysteresis	0.7 Vcc	-	Vcc + 0.3	V	$V_{CC} \ge 4.5V$
	Vін	Port inputs Pnn_m	0.7/0.3 input se- lected	0.74 Vcc	-	Vcc + 0.3	V	Vcc < 4.5V
			AUTOMOTIVE Hysteresis input selected	0.8 Vcc	-	Vcc + 0.3	V	
			TTL input select- ed	2.0	-	Vcc + 0.3	V	
	Vihxof	X0	External clock in "Fast Clock Input mode"	0.8 Vcc	-	Vcc + 0.3	V	
	VIHXOS	X0,X1, X0A,X1A	External clock in "oscillation mode"	2.5	-	Vcc + 0.3	V	
	Vihr	RSTX	-	0.8 Vcc	-	Vcc + 0.3	V	CMOS Hysteresis in- put
	Vінм	MD2-MD0	-	Vcc - 0.3	-	Vcc + 0.3	V	
Input L voltage			CMOS Hysteresis 0.8/0.2 input se- lected	V _{SS} - 0.3	-	0.2 Vcc	V	
	VIL	Port inputs	CMOS Hysteresis 0.7/0.3 input se- lected	V _{SS} - 0.3	-	0.3 Vcc	V	
	VIL	Pnn_m	AUTOMOTIVE Hysteresis input	Vss - 0.3	-	0.5 Vcc	V	$V_{CC} \ge 4.5V$
			selected	Vss - 0.3	-	0.46 Vcc		Vcc < 4.5V
			TTL input select- ed	Vss - 0.3	-	0.8	V	
	VILXOF	X0	External clock in "Fast Clock Input mode"	V _{SS} - 0.3	-	0.2 Vcc	V	
	VILXOS	X0,X1, X0A,X1A	External clock in "oscillation mode"	Vss - 0.3	-	0.4	V	
	Vilr	RSTX	-	Vss - 0.3	-	0.2 Vcc	V	CMOS Hysteresis in- put
	VILM	MD2-MD0	-	Vss - 0.3	-	Vss + 0.3	V	

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

FME-MB96350 rev 6

(T_A = -40 $^{\circ}C$ to 125 $^{\circ}C$, V_cc = AV_cc = 3.0V to 5.5V, Vss = AVss = 0V)

Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
Parameter	Symbol		Condition	Min	Тур	Max	Unit	Remarks
Output H voltage			$4.5V \le Vcc \le 5.5V$					
	Vон2	Normal	Іон = -2mA	Vcc -	-		V	Driving strength set
	V OH2	outputs	$3.0V \le Vcc < 4.5V$	0.5	-	-	V	to 2mÅ
			Іон = -1.6mA					
			$4.5V \le Vcc \le 5.5V$	Vcc - 0.5				
	Voh5	Normal	Іон = -5mA				V	Driving strength set
	V OH5	outputs	$3.0V \le Vcc < 4.5V$		-	-	V	to 5mÅ
			Іон = -3mA					
			$4.5V \le Vcc \le 5.5V$		-		V	
	Vонз	3mA out-	Іон = -3mA	Vcc -		-		
	V OH3	puts	$3.0V \le Vcc < 4.5V$	0.5				
			Іон = -2mA					
Output L voltage		Normal outputs	$4.5V \le Vcc \le 5.5V$	_				
	Vol2		lo∟ = +2mA			0.4	V	Driving strength set
	V OL2		$3.0V \le Vcc < 4.5V$			0.4	V	to 2mA
			lo∟ = +1.6mA					
			$4.5V \le Vcc \le 5.5V$					
	Vol5	Normal	lo∟ = +5mA			0.4	V	Driving strength set
	V OL5	outputs	$3.0V \le Vcc < 4.5V$	-	-	0.4	v	to 5mA
			lo∟ = +3mA					
	Vol3	3mA out-	$3.0V \le Vcc \le 5.5V$	_	-	0.4	V	
	V OL3	puts	lo∟ = +3mA	-	-	0.4	v	
			Vss < VI < Vcc					
Input leak current	lι∟	Pnn_m	AVss, AVRL < Vi < AVcc, AVRH	-1	-	+1	μA	Single port pin
	Dur	Pnn_m,	$Vcc = 3.3V \pm 10\%$	40	100	160	kΩ	
Pull-up resistance	Rup	RSTX	$V_{\text{CC}} = 5.0 \text{V} \pm 10\%$	25	50	100	kΩ	

Devementer	0	Condition (et T)			Value		Demerke	
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks	
		PLL Run mode with CLKS1/2 = 48MHz,	+25°C	35	44			
		CLKB = CLKP1/2 = 24MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	36	47	mA	0 Flash wait states	
		PLL Run mode with CLKS1/2 = CLKB =	+25°C	44	57			
		CLKP1= 56MHz, CLKP2 = 28MHz				mA	2 Flash wait states	
		(CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	45	60			
Power supply cur- rent in Run		PLL Run mode with CLKS1/2 = 96MHz,	+25°C	49	62			
modes*		CLKB = CLKP1= 48MHz, CLKP2 = 24MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	50	65	mA	1 Flash wait state	
		Main Run mode with CLKS1/2 = CLKB =	+25°C	4.5	5.5			
	ICCMAIN	CLKP1/2 = 4MHz (CLKPLL, CLKSC and CLKRC stopped)	+125°C	5.1	8.5	mA	1 Flash wait state	
		RC Run mode with CLKS1/2 = CLKB =	+25°C	2.9	4			
	Іссксн	CLKP1/2 = 2MHz (CLKMC, CLKPLL and CLKSC stopped)	+125°C	3.5	6.5	mA	1 Flash wait state	

(T_A = -40 $^{\circ}C$ to 125 $^{\circ}C$, V_cc = AV_cc = 3.0V to 5.5V, Vss = AVss = 0V)

Demonster	Course has a l				Value		Demerika
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks
		RC Run mode with CLKS1/2 = CLKB =	+25°C	0.4	0.6	mA	MB96F356 at 1 Flash
		CLKP1/2 = 100kHz, SMCR:LPMS = 0	+125°C	0.9	3.5		wait state
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+25°C	0.18	0.3	mA	MB96F353/F355 at 1
		regulator in high power mode)	+125°C	0.68	3.3		Flash wait state
		RC Run mode with CLKS1/2 = CLKB =	+25°C	0.15	0.25		
Power supply cur- rent in Run modes*		CLKP1/2 = 100kHz, SMCR:LPMS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode, no Flash program- ming/erasing allowed)	+125°C	0.65	3.2	mA	1 Flash wait state
		Sub Run mode with CLKS1/2 = CLKB =	+25°C	0.1	0.2		
	Іссѕив	CLKP1/2 = 32kHz (CLKMC, CLKPLL and CLKRC stopped, no Flash programming/erasing al- lowed)	+125°C	0.6	3	mA	1 Flash wait state
		PLL Sleep mode with CLKS1/2 = 48MHz,	+25°C	9	10.5		
		CLKP1/2 = 24MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	9.7	13	mA	
		PLL Sleep mode with CLKS1/2 = CLKP1=	+25°C	14	15.5		
Power supply cur- rent in Sleep modes*	ICCSPLL	56MHz, CLKP2 = 28MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	14.8	18	mA	
		PLL Sleep mode with CLKS1/2 = 96MHz,	+25°C	15	16.5		
		CLKP1= 48MHz, CLKP2 = 24MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	15.8	15.8 19		

Deremeter	Symbol	Condition (of T.)			Value		Domorko
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks
		Main Sleep mode with CLKS1/2 = CLKP1/2 = 4MHz	+25°C	1.5	1.8		
		(CLKPLL, CLKSC and CLKRC stopped)	+125°C	2	4.5	mA	
		RC Sleep mode with CLKS1/2 = CLKP1/2 =	+25°C	0.8	1.3		
	ICCSRCH	2MHz (CLKMC, CLKPLL and CLKSC stopped)	+125°C	1.4	4	mA	
		RC Sleep mode with CLKS1/2 = CLKP1/2 =	+25°C	0.3	0.5	mA	MB96F356
	Iccsrcl	100kHz, SMCR:LPMSS = 0	+125°C	0.8	3.4		
Power supply cur- rent in Sleep		(CLKMC, CLKPLL and	+25°C	0.09	0.2		MB96F353/F355
modes*		CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.59	3.1	mA	
		RC Sleep mode with CLKS1/2 = CLKP1/2 =	+25°C	0.06	0.15		
		100kHz, SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.56	3	mA	
		Sub Sleep mode with CLKS1/2 = CLKP1/2 =	+25°C	0.04	0.12		
	Іссѕѕив	32kHz (CLKMC, CLKPLL and CLKRC stopped)	+125°C	0.54	2.9	mA	
		PLL Timer mode with CLKMC = 4MHz, CLKPLL	+25°C	1.6	2		
Power supply cur- rent in Timer modes*	ICCTPLL	= 48MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+125°C	2.1	4.8	mA	

					Value		- ·
Parameter	Symbol	Condition (at T _A)		Тур	Max	Unit	Remarks
		Main Timer mode with CLKMC = 4MHz,	+25°C	0.35	0.5		
		SMCR:LPMSS = 0	+125°C	0.85	3.3	mA	MB96F356
		(CLKPLL, CLKRC and CLKSC stopped. Voltage	+25°C	0.13	0.2		
		regulator in high power mode)	+125°C	0.63	3	mA	MB96F353/F355
		Main Timer mode with CLKMC = 4MHz,	+25°C	0.1	0.15		
		SMCR:LPMSS = 1 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.6	2.9	mA	
		RC Timer mode with CLKRC = 2MHz,	+25°C	0.35	0.5		
		SMCR:LPMSS = 0	+125°C	0.85	3.3	mA	MB96F356
	Ісстрсн	(CLKMC, CLKPLL and CLKSC stopped. Voltage	+25°C	0.13	0.2		
		regulator in high power mode)	+125°C	0.63	3	mA	MB96F353/F355
Power supply cur- rent in Timer		RC Timer mode with CLKRC = 2MHz,	+25°C	0.1	0.15		
modes*		SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.6	2.9	mA	
		RC Timer mode with CLKRC = 100kHz,	+25°C	0.3	0.45	mA	MB96F356
		SMCR:LPMSS = 0	+125°C	0.8	3.2		
		(CLKMC, CLKPLL and CLKSC stopped. Voltage	+25°C	0.08	0.15	mA	MB96F353/F355
	ICCTRCL	regulator in high power mode)	+125°C	0.58	2.95		
	ICCINCL	RC Timer mode with CLKRC = 100kHz,	+25°C	0.05	0.1		
		SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.55	2.85	mA	
		Sub Timer mode with CLKSC = 32kHz	+25°C	0.03	0.1		
	Ісстѕив	(CLKMC, CLKPLL and CLKRC stopped)	+125°C	0.53	2.85	mA	

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

62

Parameter	Symbol	Condition (at T _A)			Value		Remarks
Farameter	Symbol	Condition (at TA)	Тур	Мах	Unit	i i i i i i i i i i i i i i i i i i i	
		VRCR:LPMB[2:0] = 110 _B	+25°C	0.02	0.08	mA	
Power supply cur-	Іссн	(Core voltage at 1.8V)	+125°C	0.52	2.8		
rent in Stop Mode	ICCH	VRCR:LPMB[2:0] = 000в	+25°C	0.015	0.06	mA	
		(Core voltage at 1.2V)	+125°C	0.4	2.3		
							MB96F353/F355
Power supply cur- rent for active Low	ICCLVD	Low voltage detector en-	-	5	10	μA	Must be added to all current above
Voltage detector		abled (RCR:LVDE = 1)	+25°C	90	140		MB96F356
			+125°C	100	150	μΑ	Must be added to all current above
Power supply cur- rent for active Clock modulator	Ісссьомо	Clock modulator enabled (CMCR:PDX = 1)	-	3	4.5	mA	Must be added to all current above
Flash Write/Erase current	ICCFLASH	Current for one Flash module	-	15	40	mA	Must be added to all current above
Input capacitance		-	-	5	15	pF	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss


(T_A = -40 $^{\circ}C$ to 125 $^{\circ}C$, V_cc = AV_cc = 3.0V to 5.5V, Vss = AVss = 0V)

* The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control.

4. AC Characteristics

Source Clock timing

Deremeter	Cumb al	Dim		Value		Unit	Remarks		
Parameter	Symbol	Pin	Min	Тур	Max	Unit			
			3	-	16	MHz	When using a crystal oscillator, PLL off		
Clock frequency	fc	X0, X1	0	-	16	MHz	When using an opposite phase external clock, PLL off		
			3.5	-	16	MHz	When using a crystal oscillator or oppo- site phase external clock, PLL on		
Clock frequency	f ECI	X0	0	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode" , PLL off		
Clock nequency	IFCI	~0	3.5	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode" , PLL on		
			32	32.768	100	kHz	When using an oscillation circuit		
Clock frequency	fc∟	X0A, X1A	0	-	100	kHz	When using an opposite phase external clock		
		X0A	0	-	50	kHz	When using a single phase external clock		
	fcr		50	100	200	kHz	When using slow frequency of RC oscil- lator		
Clock frequency	ICR	-	1	2	4	MHz	When using fast frequency of RC oscil- lator		
PLL Clock fre- quency	fclkvco	-	64	-	200	MHz	Permitted VCO output frequency of PLL (CLKVCO)		
PLL Phase Jitter	TPSKEW	-	-	-	± 5	ns	For CLKMC (PLL input clock) ≥ 4 MHz		
Input clock pulse width	Pwh, Pwl	X0,X1	8	-	-	ns	Duty ratio is about 30% to 70%		
Inputclockpulse width	PWHL, PWLL	X0A,X1A	5	-	-	μs			




Internal Clock timing

Core Voltage Settings Parameter Symbol 1.8V 1.9V Unit Remarks Min Max Min Max Internal System clock frequency (CLKS1 and CLKS2) fclks1, fclks2 0 92 0 96 MHz Others than below 0 88 0 96 MHz MB96F356 Internal CPU clock frequency (CLKB), internal fclkb, fclkp1 0 52 0 56 MHz peripheral clock frequency (CLKP1) Internal peripheral clock 0 0 fclkp2 28 32 MHz frequency (CLKP2)


External Reset timing

Parameter	Symbol	Pin		Value		Unit	Remarks
Falameter	Symbol		Min	Тур	Max		
Reset input time	t rstl	RSTX	500	-	-	ns	



Power On Reset timing


Parameter	Symbol	Pin	Value			Unit	Remarks
	Symbol		Min	Тур	Мах	Unit	Remarks
Power on rise time	tr	Vcc	0.05	-	30	ms	
Power off time	toff	Vcc	1	-	-	ms	



External Input timing

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$ Value **Used Pin input func-**Symbol Unit Parameter Pin Condition tion Min Max INTn(_R) External Interrupt 200 ns ____ NMI(_R) NMI General Purpose IO Pnn_m TINn(_R) **Reload Timer** Input pulse tinh TTGn(_R) PPG Trigger input width 2*tclkp1 + 200 tinl (tclkp1=1/ ns AD Converter Trigger ADTG(_R) fclkp1) Free Running Timer FRCKn(_R) external clock INn(_R) Input Capture

Note : Relocated Resource Inputs have same characteristics



FUĬĬTSU

FME-MB96350 rev 6

External Bus timing

Note: The values given below are for an I/O driving strength IO_{drive} = 5mA. If IO_{drive} is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.


Basic Timing

 $(T_A = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ IO}_{drive} = 5\text{mA}, \text{ C}_L = 50\text{pF})$

Parameter	Symbol	Symbol Pin	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Pin	Condition	Min	Max		
ECLK	t cyc			25	—	ns	
	t CHCL	ECLK		tcyc/2-5	tcyc/2+5		
	tclch			tcyc/2-5	tcyc/2+5		
	t снсвн			-20	20	- ns	
$ECLK \rightarrow$	t CHCBL	CSn, UBX,		-20	20		
UBX/ LBX / CSn time	tclcвн	LBX, ECLK		-20	20		
	t CLCBL			-20	20		
	t CHLH	- ALE, ECLK	_	-10	10	- ns	
ECLK \rightarrow ALE time	t CHLL			-10	10		
	tсцен			-10	10		
	tclll			-10	10		
ECLK \rightarrow address valid time	t CHAV	A[23:16], ECLK		-15	15	ns	
	t CLAV			-15	15		
	t CLADV	AD[15:0],		-15	15	- ns	
	t CHADV	ECLK		-15	15		
ECLK \rightarrow RDX /WRX time	t CHRWH	RDX, WRX,		-10	10	ns	
	t CHRWL			-10	10		
	t clrwh	WRLX,WRHX, ECLK		-10	10		
	tclrwl	1		-10	10		

Parameter	Symbol Pin		Condition	Va	lue	Unit	Remarks
	Symbol	PIN	Condition	Min	Max	Unit	Remarks
ECLK	tcyc			30		ns	
	t cHc∟	ECLK		tcyc/2-8	tcyc/2+8		
	tclch			tcyc/2-8	tcyc/2+8		
	t снсвн			-25	25	- ns	
$ECLK \rightarrow$	t CHCBL	CSn, UBX,		-25	25		
UBX/ LBX / CSn time	tсьсвн	LBX, ECLK		-25	25		
	tclcbl	_		-25	25		
	tсн∟н	ALE, ECLK		-15	15	- ns	
ECLK \rightarrow ALE time	t CHLL			-15	15		
EOLK \rightarrow ALE time	tсцен			-15	15		
	tclll			-15	15		
ECLK \rightarrow address valid time	t CHAV	A[23:16], ECLK		-20	20	ns	
	t CLAV			-20	20		
	t CLADV	AD[15:0], ECLK	_	-20	20	ns	
	t CHADV			-20	20		
ECLK \rightarrow RDX /WRX time	t CHRWH	RDX, WRX, WRLX, WRHX, ECLK		-15	15	- ns	
	t CHRWL			-15	15		
	t clrwh			-15	15		
	t CLRWL			-15	15		

(T_A = -40 °C to +125 °C, V_{CC} = 3.0 to 4.5V, V_{SS} = 0.0 V, IO_{drive} = 5mA, C_L = 50pF)



Bus Timing (Read)

(T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, V_{SS} = 0.0 V, IO_{drive} = 5mA, C_L = 50pF)

Parameter	Sym- bol	Pin		Va			
			Conditions	Min	Max	Unit	Remarks
ALE pulse width	tlнll	ALE	EACL:STS=0 and EACL:ACE=0	tcyc/2 - 5		ns	
			EACL:STS=1	tcvc – 5			
			EACL:STS=0 and EACL:ACE=1	3tcvc/2 - 5	_		
	tavll	ALE, A[23:16],	EACL:STS=0 and EACL:ACE=0	tcyc – 15	—	- ns	
			EACL:STS=1 and EACL:ACE=0	3tcyc/2 – 15			
			EACL:STS=0 and EACL:ACE=1	2tcrc – 15			
Valid address ⇒ ALE ↓ time			EACL:STS=1 and EACL:ACE=1	5tcyc/2 – 15			
	tadvll	ALE,AD[15:0]	EACL:STS=0 and EACL:ACE=0	tcvc/2 – 15			
			EACL:STS=1 and EACL:ACE=0	tcyc - 15			
			EACL:STS=0 and EACL:ACE=1	3tcvc/2 – 15			
			EACL:STS=1 and EACL:ACE=1	2tcvc – 15			
ALE↓	tllax	ALE, AD[15:0]	EACL:STS=0	tcvc/2 - 15		ns	
\Rightarrow Address valid time			EACL:STS=1	-15			
Valid address ⇒ RDX ↓ time	t avrl	RDX, A[23:16]	EACL:ACE=0	3tcyc/2 – 15		ns	
			EACL:ACE=1	5tcyc/2 – 15			
	t advrl	RDX, AD[15:0]	EACL:ACE=0	tcyc – 15		ns	
			EACL:ACE=1	2tcvc - 15			
Valid address ⇒ Valid data input		A[23:16], AD[15:0]	EACL:ACE=0	_	3tcvc – 55	ns	w/o cycle extension
			EACL:ACE=1		4tcvc – 55		
	t advdv	AD[15:0]	EACL:ACE=0		5tcyc/2 – 55	ns	w/o cycle extension
			EACL:ACE=1		7tcyc/2 – 55		
RDX pulse width	t rlrh	RDX		3 tcvc/2 – 5		ns	w/o cycle extension
$RDX \downarrow \Rightarrow Valid data input$	t rldv	RDX, AD[15:0]	_	_	3 tcyc/2 – 50	ns	w/o cycle extension
$RDX \uparrow \Rightarrow Data hold time$	t RHDX	RDX, AD[15:0]		0		ns	

FME-MB96350 rev 6

Parameter	Sym-		Conditions	Va	lue	Unit	Remarks
Farameter	bol	FIII	Conditions	Min	Мах	Unit	Remarks
Address valid \Rightarrow Data hold time	t AXDX	A[23:16], AD[15:0]		0	—	ns	
$RDX \uparrow \Rightarrow ALE \uparrow time$	touuu	RDX, ALE	EACL:STS=1 and EACL:ACE=1	3tcvc/2 - 10		ns	
$RDX^{T} \Rightarrow ALE^{T} time \qquad t_{RHLH}$		NDA, ALE	other ECL:STS, EACL:ACE setting	tcyc/2 - 10		115	
Valid address	t avch	A[23:16], ECLK		tcyc – 15		ns	
\Rightarrow ECLK \uparrow time	t ADVCH	AD[15:0], ECLK		tcvc/2 - 15		115	
$RDX\downarrow \Rightarrow ECLK\uparrowtime$	t RLCH	RDX, ECLK		tcyc/2 - 10		ns	
ALE $\downarrow \Rightarrow$ RDX \downarrow time	tLLRL	ALE, RDX	EACL:STS=0	tcyc/2 - 10		ns	
	LLRL		EACL:STS=1	- 10		115	
$ECLK^\uparrow \Rightarrow Valid data input$	t CHDV	AD[15:0], ECLK			tcyc – 50	ns	


 $(T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_{L} = 50 pF)$

 $(T_A = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 3.0 \text{ to } 4.5 \text{V}, \text{Vss} = 0.0 \text{ V}, \text{ IO}_{drive} = 5\text{mA}, C_L = 50\text{pF})$

Parameter	Sym-	Pin	Conditions	Val	ue	Unit	Remarks
Farameter	bol	FIN	Conditions	Min	Мах	Unit	Remarks
			EACL:STS=0 and EACL:ACE=0	tcvc/2 - 8	_		
ALE pulse width	t LHLL	ALE	EACL:STS=1	tcyc – 8		ns	
			EACL:STS=0 and EACL:ACE=1	3tcvc/2 - 8			
			EACL:STS=0 and EACL:ACE=0	tcvc - 20			
	t 0.41	ALE, A[23:16],	EACL:STS=1 and EACL:ACE=0	3tcyc/2 - 20			
	tavll	ALE, A[23.10],	EACL:STS=0 and EACL:ACE=1	2tcvc - 20		- ns	
Valid address ⇒ ALE ↓ time			EACL:STS=1 and EACL:ACE=1	5tcyc/2 - 20	—		
			EACL:STS=0 and EACL:ACE=0	tcyc/2 - 20			
	tabuu	ALE, AD[15:0]	EACL:STS=1 and EACL:ACE=0	tcyc - 20	_	ns	
	LADVLL	ALL, AD[13.0]	EACL:STS=0 and EACL:ACE=1	3tcrc/2 - 20	—		
			EACL:STS=1 and EACL:ACE=1	2tcvc - 20			
ALE ↓			EACL:STS=0	tcyc/2 - 20			
\Rightarrow Address valid time	t llax	ALE, AD[15:0]	EACL:STS=1	-20		ns	

Deremeter	Sym-	Pin	Conditions	Va	lue	Unit	Domonico
Parameter	bol	Pin	Conditions	Min	Max	Unit	Remarks
	t avrl	RDX, A[23:16]	EACL:ACE=0	3tcrc/2 - 20		ns	
Valid address ⇒ RDX ↓ time	LAVRL	NDX, A[23.10]	EACL:ACE=1	5tcyc/2 – 20		115	
	t advrl	RDX, AD[15:0]	EACL:ACE=0	tcrc - 20		ns	
	LADVRL	NDX, AD[13.0]	EACL:ACE=1	2tcrc - 20		115	
	tavdv	A[23:16],	EACL:ACE=0		3tcrc - 60	ns	w/o cycle extension
Valid address ⇒ Valid data input	LAVDV	AD[15:0]	EACL:ACE=1		4tcrc - 60	115	
	tabubu	AD[15:0]	EACL:ACE=0		5tcyc/2 - 60	o ns	w/o cycle extension
	t advdv	AD[15.0]	EACL:ACE=1		7tcyc/2 - 60	-	
RDX pulse width	t rlrh	RDX		3tcyc/2 - 8		ns	w/o cycle extension
$RDX\downarrow \Rightarrow Valid \ data \ input$	t RLDV	RDX, AD[15:0]			3tcyc/2 – 55	ns	w/o cycle extension
$RDX \uparrow \Rightarrow Data hold time$	t RHDX	RDX, AD[15:0]		0		ns	
Address valid \Rightarrow Data hold time	t axdx	A[23:16]		0		ns	
$RDX \uparrow \Rightarrow ALE \uparrow time$	t RHLH	RDX, ALE	EACL:STS=1 and EACL:ACE=1	3tcyc/2 – 15		ns	
	IRHLH	NDA, ALE	other ECL:STS, EACL:ACE setting	tcyc/2 - 15		115	
Valid address	tavch	A[23:16], ECLK		tcvc – 20			
\Rightarrow ECLK \uparrow time	t ADVCH	AD[15:0], ECLK		tcyc/2 - 20		ns	
$RDX \downarrow \Rightarrow ECLK \uparrow time$	t RLCH	RDX, ECLK		tcyc/2 - 15		ns	
$ALE \downarrow \Rightarrow RDX \downarrow time$	4	-	EACL:STS=0	tcyc/2 - 15	5 — ns		
ALE $\psi \Rightarrow KDX \downarrow IIIIH$	tllrl	ALE, RDX	EACL:STS=1	– 15			
$ECLK^\uparrow \Rightarrow Valid data input$	t CHDV	AD[15:0], ECLK	<u> </u>		tcyc – 55	ns	

 $(T_A = -40 \ ^\circ C \ to \ +125 \ ^\circ C, \ V_{CC} = 3.0 \ to \ 4.5V, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_L = 50pF)$



Bus Timing (Write)

 $(T_A = -40 \text{ }^{\circ}C \text{ to } +125 \text{ }^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ IO}_{drive} = 5\text{mA}, \text{ C}_L = 50\text{pF})$

Parameter	Symbol	Pin	Condition	Val	ue	Unit	Remarks
Faranieter	Symbol	FIII	Condition	Min	Мах		Remarks
	t avwl	WRX, WRLX, WRHX,	EACL:ACE=0	3tсүс/2 – 15	_	ns	
Valid address ⇒ WRX ↓ time		A[23:16]	EACL:ACE=1	5tcvc/2 – 15		113	
	tadvwl	WRX, WRLX, WRHX,	EACL:ACE=0	tcyc – 15		ns	
	LADVWL	AD[15:0]	EACL:ACE=1	2tcvc – 15		115	
WRX pulse width	t wLwH	WRX, WRXL, WRHX		tcvc – 5		ns	w/o cycle extension
Valid data output ⇒ WRX ↑ time	t ovwh	WRX, WRLX, WRHX, AD[15:0]		tcyc – 20		ns	w/o cycle extension

76

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	FIN	Condition	Min	Мах	Unit	Remarks
WRX \uparrow \Rightarrow Data hold time	t whdx	WRX, WRLX, WRHX, AD[15:0]		tcvc/2 – 15	_	ns	
WRX ↑ ⇒ Address valid time	t whax	WRX, WRLX, WRHX, A[23:16]	_	tcyc/2 – 15		ns	
WRX $\uparrow \Rightarrow$ ALE \uparrow time		WRX, WRLX,	EBM:ACE=1 and EACL:STS=1	2tcvc - 10			
	twn∟n	WRHX, MREX, WRHX, ALE	other EBM:ACE and EACL:STS setting	tcyc – 10	_	ns	
$WRX\downarrow \Rightarrow ECLK\uparrow$ time	twLcн	WRX, WRLX, WRHX, ECLK		tcyc/2 - 10	_	ns	
CSn ⇒ WRX time	toopuu	WRX WRIX	EACL:ACE=0		3tcvc/2 – 15	ns	
	t cslwl	WRHX, CSn	EACL:ACE=1	_	5tcvc/2 – 15	115	
$WRX \Rightarrow CSn time$	twhcsh	WRX, WRLX, WRHX, CSn		tcvc/2 – 15	_	ns	


 $(T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_{L} = 50 pF)$

 $(T_A = -40 \ ^\circ C \ to \ +125 \ ^\circ C, \ V_{CC} = 3.0 \ to \ 4.5V, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_L = 50pF)$

Parameter	Symbol	Pin	Condition	Val	ue	Unit	Remarks
Falameter	Symbol	FIII	Condition	Min	Мах	Onit	Reillarks
	tavwl	WRX, WRLX, WRHX,	EACL:ACE=0	3tcvc/2 – 20	_	ns	
Valid address ⇒ WRX ↓ time	LAVWL	A[23:16]	EACL:ACE=1	5tcyc/2 – 20		115	
		WRX, WRLX, WRHX,	EACL:ACE=0	tcyc – 20		ns	
	LADVWL	AD[15:0]	EACL:ACE=1	2tcrc - 20			
WRX pulse width	twLwн	WRX, WRXL, WRHX		tcyc – 8	_	ns	w/o cycle extension
Valid data output \Rightarrow WRX \uparrow time	tovwн	WRX, WRLX, WRHX, AD[15:0]		tcyc – 25	_	ns	w/o cycle extension
WRX ↑ ⇒ Data hold time	t whdx	WRX, WRLX, WRHX, AD[15:0]		tcyc/2 - 20	_	ns	
WRX ↑ ⇒ Address valid time	twнах	WRX, WRLX, WRHX, A[23:16]		tcyc/2 - 20		ns	

Paramotor	Parameter Symbol		Pin Condition		ue	Unit	Remarks	
i arameter	Symbol	1 111	Condition	Min	Мах	Onic	romanto	
WRX $\uparrow \Rightarrow$ ALE \uparrow time		WRX, WRLX,	EBM:ACE=1 and EACL:STS=1	2tcyc – 15				
	twn∟n	WRHX, MREX, WRHX, ALE	other EBM:ACE and EACL:STS setting	tсүс – 15	_	ns		
$\begin{array}{l} WRX \downarrow \ \Rightarrow ECLK \uparrow \\ time \end{array}$	twlcн	WRX, WRLX, WRHX, ECLK		tcyc/2 – 15		ns		
$CSn \Rightarrow WRX \text{ time}$	tcslwl	WRX, WRLX,	EACL:ACE=0	—	3tcvc/2 – 20	ns		
	ICSLWL	WRHX, CSn	EACL:ACE=1	—	5tcyc/2 – 20	115		
$WRX \Rightarrow CSn \text{ time}$	twнcsн	WRX, WRLX, WRHX, CSn		tcyc/2 – 20		ns		

 $(T_A = -40 \ ^\circ C \ to \ +125 \ ^\circ C, \ V_{CC} = 3.0 \ to \ 4.5V, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_L = 50pF)$



Ready Input Timing

RDY setup time


$(T_A = -40 \text{ °C to } +125 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ IO}_{drive} = 5\text{mA}, \text{ CL} = 50\text{pF})$							
Doromotor	Symbol	Din	Test	Rated	Value	Units	Remarks
Parameter	Symbol	Pin	Condition	Min	Max	Units	Remarks
RDY setup time	t RYHS	RDY		35		ns	
RDY hold time	tryнн	RDY		0		ns	
	(T _A =	–40 °C to +1	25 °C, Vcc = 3	3.0 to 4.5V,	Vss = 0.0 V,	IO _{drive} =	5mA, C∟= 50p
Parameter	Symbol	Pin	Test	Rated Value		Units	Remarks
	Symbol	Pin	Condition	Min	Max	Units	INCIIIdi KS

RDY hold time tRYHH RDY 0

RDY

Note : If the RDY setup time is insufficient, use the auto-ready function.

tRYHS



Hold Timing

 $(T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ V_{SS} = 0.0 \ V, \ IO_{drive} = 5mA, \ C_{L} = 50pF)$

45


ns

ns

_

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
Falameter	Symbol	FIII	Condition	Min	Max	Units	itemai kə
Pin floating \Rightarrow HAKX \downarrow time	t xhal	HAKX		tcvc - 20	tcyc + 20	ns	
$HAKX \uparrow time \ \Rightarrow Pin \ valid \ time$	tнанv	HAKX		tcvc - 20	tcyc + 20	ns	
(T _A = -40 °C to +125 °C, V _{CC} = 3.0 to 4.5V, V _{SS} = 0.0 V, IO _{drive} = 5mA, C _L = 50pF)							

Parameter	Symbol Pin		Condition	Va	lue	Units	Remarks
Falameter	Symbol	ГШ	Condition	Min	Max		itemarks
Pin floating \Rightarrow HAKX \downarrow time	t xhal	HAKX		tcyc – 25	tcyc + 25	ns	
HAKX \uparrow time \Rightarrow Pin valid time	tнанv	HAKX		tcyc – 25	tcyc + 25	ns	



USART timing

WARNING: The values given below are for an I/O driving strength IO_{drive} = 5mA. If IO_{drive} is 2mA, all the maximum output timing described in the different tables must then be increased by 10ns.

Parameter	Symbol	Pin	Condition	Vcc = AV to 5		Vcc = AV to 4		Unit
	-			Min	Max	Min	Max	
Serial clock cycle time	t scyci	SCKn		4 tclkp1		4 tclkp1		ns
$\begin{array}{l} SCK \downarrow \to SOT \text{ delay} \\ time \end{array}$	ts∟ovi	SCKn, SOTn		-20	+20	-30	+30	ns
$\begin{array}{l} SOT \to SCK \uparrow delay \\ time \end{array}$	tovsнi	SCKn, SOTn	Internal Shift Clock Mode	N*tclkp1 - 20 *1	_	N*tclkp1 - 30 ^{*1}	_	ns
Valid SIN $ ightarrow$ SCK \uparrow	tıvsнı	SCKn, SINn		t _{CLKP1} + 45	_	t _{CLKP1} + 55		ns
$SCK \uparrow \rightarrow Valid SIN$ hold time	tshixi	SCKn, SINn	-	0	_	0	_	ns
Serial clock "L" pulse width	t SLSHE	SCKn		tclкр1 + 10	_	tclкр1 + 10	_	ns
Serial clock "H" pulse width	t SHSLE	SCKn		t _{CLKP1} + 10	_	tclкр1 + 10		ns
$SCK \downarrow \rightarrow SOT$ delay time	t SLOVE	SCKn, SOTn	External Shift	_	2 tclkp1 + 45		2 tclkp1 + 55	ns
Valid SIN \rightarrow SCK \uparrow	tivsнe	SCKn, SINn	Clock Mode	t _{CLKP1} /2 + 10	_	t _{CLKP1} /2 + 10	_	ns
SCK $\uparrow \rightarrow$ Valid SIN hold time	t shixe	SCKn, SINn		tclкр1 + 10		tclкр1 + 10		ns
SCK fall time	tre	SCKn	1		20		20	ns
SCK rise time	t re	SCKn	1		20		20	ns

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, IO_{drive} = 5mA, C_L = 50pF)$

Notes: • AC characteristic in CLK synchronized mode.

• CL is the load capacity value of pins when testing.


• Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96300 Super series HARDWARE MANUAL"


• tclkP1 is the cycle time of the peripheral clock 1 (CLKP1), Unit : ns

*1: Parameter N depends on tscyci and can be calculated as follows:

- if $t_{SCYCI} = 2^{k}t_{CLKP1}$, then N = k, where k is an integer > 2
- if tscycl = (2*k+1)*tcLKP1, then N = k+1, where k is an integer > 1
 Examples:

tscyci	Ν
4*tclkp1	2
5*tclkp1, 6*tclkp1	3
7*tclkp1, 8*tclkp1	4





I²C Timing

Parameter	Symbol	Condition	Standar	d-mode	Fast-mode*4		Unit
Farameter	Symbol	Condition	Min	Max	Min	Max	
SCL clock frequency	fsc∟		0	100	0	400	kHz
Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta		4.0		0.6	_	μs
"L" width of the SCL clock	t∟ow		4.7	—	1.3		μs
"H" width of the SCL clock	tніgн		4.0	—	0.6		μs
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	R = 1.7 kΩ,	4.7		0.6		μs
Data hold time SCL↓→SDA↓↑	t hddat	$C = 50 \text{ pF}^{*1}$	0	3.45*2	0	0.9* ³	μs
Data set-up time SDA↓↑→SCL↑	t sudat		250		100		ns
Set-up time for STOP condition SCL↑→SDA↑	tsusтo		4.0	_	0.6	_	μs
Bus free time between a STOP and START condition	tBUS		4.7	_	1.3	_	μs


 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

*1 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.

*2 : The maximum thodat have only to be met if the device does not stretch the "L" width (tLOW) of the SCL signal.

*3 : A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.

*4 : For use at over 100 kHz, set the peripheral clock 1 to at least 6 MHz.



5. Analog Digital Converter

Demonster	0	Div		Value		11	Demente
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	-3	-	+3	LSB	
Nonlinearity error	-	-	-2.5	-	+2.5	LSB	
Differential nonlinearity error	-	-	-1.9	-	+1.9	LSB	
Zero reading voltage	Vот	ANn	AVRL - 1.5	AVRL+ 0.5	AVRL + 2.5	LSB	
Full scale reading voltage	Vfst	ANn	AVRH - 3.5	AVRH - 1.5	AVRH+ 0.5	LSB	
Compare time	_	_	1.0	-	16,500	μs	$4.5V \leq AV_{CC} \leq 5.5V$
	-	-	2.0	-	-	μs	$3.0V \leq AVcc < 4.5V$
Sampling time			0.5	-	-	μs	$4.5V \le AV_{CC} \le 5.5V$
	-	-	1.2	-	-	μs	$3.0V \le AVcc < 4.5V$
Analog port input cur- rent	IAIN	ANn	-3	-	+3	μA	AVss, AVRL < Vı < AVcc, AVRH
Analog port input cur-			-1	-	+1	μΑ	T _A = 25 °C, AV _{SS} , AVRL < V _I < AV _{CC} , AVRH
rent	IAIN	Iain ANn	-3	-	+3	μA	T _A = 125 °C, AV _{SS} , AVRL < V _I < AV _{CC} , AVRH
Analog input voltage range	Vain	ANn	AVRL	-	AVRH	V	
Reference voltage	AVRH	AVRH	0.75 AVcc	-	AVcc	V	
range	AVRL	AVRL	AVss	-	0.25 AVcc	V	
Power supply current	la	AVcc	-	2.5	5	mA	A/D Converter ac- tive
Power supply current	Іан	AVcc	-	-	5	μA	A/D Converter not operated
Reference voltage cur-	IR	AVRH/ AVRL	-	0.7	1	mA	A/D Converter ac- tive
rent	IRH	AVRH/ AVRL	-	-	5	μA	A/D Converter not operated
Offset between input channels	-	ANn	-	-	4	LSB	

(T_A = -40 °C to +125 °C, 3.0 V \leq AVRH - AVRL, V_{CC} = AV_{CC} = 3.0V to 5.5V, V_{SS} = AV_{SS} = 0V)

Note: The accuracy gets worse as |AVRH - AVRL| becomes smaller.

84

Definition of A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.


<u>Total error</u>: Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and nonlinearity error.

Nonlinearity error: Deviation between a line across zero-transition line ("00 0000 0000" <--> "00 0000 0001") and full-scale transition line ("11 1111 1110" <--> "11 1111 1111") and actual conversion characteristics.

<u>Differential nonlinearity error</u>: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Zero reading voltage: Input voltage which results in the minimum conversion value.

Full scale reading voltage: Input voltage which results in the maximum conversion value.




Total error

N: A/D converter digital output value

Vot (Ideal value) = AVRL + 0.5 LSB [V]

VFST (Ideal value) = AVRH - 1.5 LSB [V]

 V_{NT} : A voltage at which digital output transitions from (N - 1) to N.



$$1 \text{ LSB} = \frac{V_{\text{FST}} - V_{\text{OT}}}{1022} [V]$$

N : A/D converter digital output value

 $V_{\text{OT}}~$: Voltage at which digital output transits from "000H" to "001H."


VFST : Voltage at which digital output transits from "3FEH" to "3FFH."

Notes on A/D Converter Section

• About the external impedance of the analog input and the sampling time of the A/D converter (with sample and hold circuit):

If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.

• analog input circuit model:



Reference value:C = 8.5 pF (Max)



To satisfy the A/D conversion precision standard, the relationship between the external impedance and minimum sampling time must be considered and then either the resistor value and operating frequency must be adjusted or the external impedance must be decreased so that the sampling time (T_{samp}) is longer than the minimum value. Usually, this value is set to 7τ , where $\tau = RC$. If the external input resistance (R_{ext}) connected to the analog input is included, the sampling time is expressed as follows:

T_{samp} [min] =
$$7 \times (R_{ext} + 2.6k\Omega) \times C$$
 for $4.5 \le AV_{cc} \le 5.5$

$$T_{samp}$$
 [min] = 7 × (R_{ext} + 12.1 $k\Omega$) × C for 3.0 ≤ AV_{cc} ≤ 4.5

If the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin.

• About the error

The accuracy gets worse as |AVRH - AVRL| becomes smaller.

6. Low Voltage Detector characteristics

Deremeter	Symbol	Valu	ie *1	Valu	ie *2	Unit	Remarks
Parameter	Symbol	Min	Max	Min	Max	Unit	Remarks
Stabilization time	TLVDSTAB	-	75	-	110	μs	After power-up or change of detection level
Level 0	Vdlo	2.7	2.9	2.65	2.95	V	CILCR:LVL[3:0]="0000"
Level 1	Vdl1	2.9	3.1	2.85	3.2	V	CILCR:LVL[3:0]="0001"
Level 2	Vdl2	3.1	3.3	3.05	3.4	V	CILCR:LVL[3:0]="0010"
Level 3	Vdl3	3.5	3.75	3.45	3.85	V	CILCR:LVL[3:0]="0011"
Level 4	V _{DL4}	3.6	3.85	3.55	3.95	V	CILCR:LVL[3:0]="0100"
Level 5	Vdl5	3.7	3.95	3.65	4.1	V	CILCR:LVL[3:0]="0101"
Level 6	Vdl6	3.8	4.05	3.75	4.2	V	CILCR:LVL[3:0]="0110"
Level 7	Vdl7	3.9	4.15	3.85	4.3	V	CILCR:LVL[3:0]="0111"
Level 8	Vdl8	4.0	4.25	3.95	4.4	V	CILCR:LVL[3:0]="1000"
Level 9	Vdl9	4.1	4.35	4.05	4.5	V	CILCR:LVL[3:0]="1001"
Level 10	VDL10	not	used	not	used		
Level 11	VDL11	not	used	not	used		
Level 12	VDL12	not	used	not	used		
Level 13	VDL13	not	used	not used			
Level 14	VDL14	not	used	not used			
Level 15	Vdl15	not	used	not	used		

 $(T_A = -40 \ ^{\circ}C \ to + 125 \ ^{\circ}C, \ V_{cc} = AV_{cc} = 3.0V - 5.5V, \ V_{ss} = AV_{ss} = 0V)$

*1: valid for all devices except devices listed under "*2"

*2: valid for: MB96F353/F355

CILCR:LVL[3:0] are the low voltage detector level select bits of the CILCR register.


Levels 10 to 15 are not used in this device.

For correct detection, the slope of the voltage level must satisfy $\left|\frac{dV}{dt}\right| \le 0.004 \frac{V}{\mu s}$. Faster variations are regarded as noise and may not be detected.

The functional operation of the MCU is guaranteed down to the minimum low voltage detection level of Vcc = 2.7V. The electrical characteristics however are only valid in the specified range (usually down to 3.0V).

Low Voltage Detector Operation

In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter.



7. FLASH memory program/erase characteristics


 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C, V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$


Parameter	Value			Unit	Remarks
Farameter	Min	Тур	Max	Unit	Remarks
Sector erase time	-	0.9	3.6	s	Without erasure pre-program- ming time
Chip erase time	-	n*0.9	n*3.6	S	Without erasure pre-program- ming time (n is the number of Flash sector of the device)
Word (16-bit width) programming time	-	23	370	us	Without overhead time for sub- mitting write command
Program/Erase cycle	10 000	-	-	cycle	
Flash data retention time	20	-	-	year	*1

*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)

EXAMPLE CHARACTERISTICS

The diagrams below show the characteristics of one measured sample with typical process parameters.





Used settings


Mode	Selected Source Clock	Clock/Regulator Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = 56 MHz CLKP2 = 28 MHz Regulator in High Power Mode Core Voltage = 1.9 V
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4 MHz Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2 MHz Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100 kHz Regulator in High Power Mode Core Voltage = 1.8 V
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32 kHz Regulator in Low Power Mode A Core Voltage = 1.8 V
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = 56 MHz CLKP2 = 28 MHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.9 V
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4 MHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2 MHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.8 V
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100 kHz (CLKB is stopped in this mode) Regulator in High Power Mode Core Voltage = 1.8 V
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32 kHz (CLKB is stopped in this mode) Regulator in Low Power Mode A Core Voltage = 1.8 V

Used settings

Mode	Selected Source Clock	Clock/Regulator Settings
Timer mode	PLL	CLKMC = 4 MHz, CLKPLL = 56 MHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.9 V
	Main osc.	CLKMC = 4 MHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.8 V
	RC clock fast	CLKRC = 2 MHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.8 V
	RC clock slow	CLKRC = 100 kHz (System clocks are stopped in this mode) Regulator in High Power Mode, Core Voltage = 1.8 V
	Sub osc.	CLKSC = 100 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode A, Core Voltage = 1.8 V
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode B, Core Voltage = 1.8 V


■ PACKAGE DIMENSION MB96(F)35x LQFP 64 - M23

64-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	$12.0 \times 12.0 \text{ mm}$
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Code (Reference)	P-LFQFP64-12×12-0.65
(FPT-64P-M23)		



■ PACKAGE DIMENSION MB96(F)35x LQFP 64 - M24

64-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	10.0 × 10.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
(FPT-64P-M24)	Code (Reference)	P-LFQFP64-10×10-0.50



FUJITSU

■ ORDERING INFORMATION

MCU with CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Volt- age Reset	Package
MB96F353RSA PMC-GSE2*1		No		64 pins Plastic LQFP
MB96F353RWA PMC-GSE2 ⁺¹	Floch A (OGKR)	Yes		(FPT-64P-M23)
MB96F353RSA PMC1-GSE2*1	Flash A (96KB)	No		64 pins Plastic LQFP
MB96F353RWA PMC1-GSE2*1		Yes	No	(FPT-64P-M24)
MB96F355RSA PMC-GSE2*1		No		64 pins Plastic LQFP
MB96F355RWA PMC-GSE2 ^{*1}		Yes		(FPT-64P-M23)
MB96F355RSA PMC1-GSE2*1	Flash A (160KB)	No		64 pins Plastic LQFP
MB96F355RWA PMC1-GSE2*1		Yes		(FPT-64P-M24)
MB96F356YSB PMC-GSE2		No	Yes	
MB96F356RSB PMC-GSE2		INO	No	64 pins Plastic LQFP
MB96F356YWB PMC-GSE2		Mara	Yes	(FPT-64P-M23)
MB96F356RWB PMC-GSE2		Yes	No	
MB96F356YSB PMC1-GSE2	Flash A (288KB)	NIa	Yes	
MB96F356RSB PMC1-GSE2		No	No	64 pins Plastic LQFP
MB96F356YWB PMC1-GSE2		Mara	Yes	(FPT-64P-M24)
MB96F356RWB PMC1-GSE2		Yes	No	
MB96V300BRB-ES (for evaluation)	Emulated by ext. RAM	Yes	No	416 pin Plastic BGA (BGA-416P-M02)

*1: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

MCU without CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Volt- age Reset	Package
MB96F353ASA PMC-GSE2 ^{*1}		No		64 pins Plastic LQFP
MB96F353AWA PMC-GSE2*1	Elach A (06KR)	Yes		(FPT-64P-M23)
MB96F353ASA PMC1-GSE2*1	- Flash A (96KB)	No		64 pins Plastic LQFP
MB96F353AWA PMC1-GSE2 ^{*1}		Yes	No	(FPT-64P-M24)
MB96F355ASA PMC-GSE2 ⁺¹		No		64 pins Plastic LQFP
MB96F355AWA PMC-GSE2 ^{*1}		Yes		(FPT-64P-M23)
MB96F355ASA PMC1-GSE2*1	Flash A (160KB)	No		64 pins Plastic LQFP
MB96F355AWA PMC1-GSE2 ^{*1}		Yes		(FPT-64P-M24)
MB96F356ASB PMC-GSE2		No		64 pins Plastic LQFP
MB96F356AWB PMC-GSE2	Elach A (200KP)	Yes		(FPT-64P-M23)
MB96F356ASB PMC1-GSE2	Flash A (288KB)	No		64 pins Plastic LQFP
MB96F356AWB PMC1-GSE2		Yes		(FPT-64P-M24)

*1: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

This datasheet is also valid for the following outdated devices:

MB96F356YSA, MB96F356RSA, MB96F356YWA, MB96F356RWA, MB96F356ASA, MB96F356AWA

■ REVISION HISTORY

Revision	Date	Modification
Prelim 1	2007-05-03	Creation
Prelim 2	2007-05-25	Electrical characteristics update
Prelim 3	2007-11-27	Package description is removed from cover page. Typos corrections in product lineup. Product option details added Electrical characteristics update Update of the block diagram Update of the IO map Pin circuit type, LVD characteristics and example characteristics chapters added
Prelim 4	2007-12-20	Update of the block diagram: external bus address lines, clock output function pins, AVRL removed from ADC block, relayout. RAMSTART value is corrected IO map regenerated Memory map and Flash configuration reworked Few typos corrected accross the document. Flash bank renaming. Ordering information: package type corrected. IO circuit drawings modified.
Prelim 5	2008-02-04	 Reload Timer RLT 6 for PPGs added Block diagram corrected: ICU2 deleted, TTG2,3 deleted, TTG8,9 added Pin function description corrected with all existing pin types I/O circuit type diagrams corrected Memory map cleaned up "Flash sector configuration" replaced by corrected "User ROM Memory map for Flash devices" Parallel Flash programming spec removed IO map table regenerated: Port register: Naming style corrected Memory control registers renamed (Main -> A) addresses after 000BFFh removed Handling devices: AD converter items added Absolute maximum ratings: Pd and Ta specified more precisely Run and Sleep mode currents: more conditions added (1WS settings) Run mode current spec in 48/24MHz mode corrected Maximum CLKS1 frequency corrected at 1.8V External bus timings: missing conditions added and readability improved Ordering information updated Typos and formatting corrected

Revision	Date	Modification
6	2009-01-09	 Format adjusted to official Fujitsu Microelectronics datasheet standard (mainly style changes and official notes and disclaimer added) Numbering of Electrical Characteristics subchapters automated CANless devices added (MB96F356A) I/O map: Added node about reserved registers Serial programming interface: Note about handshaking pins improved specified AD converter channel offset to 4LSB package code of MB96V300 corrected in ordering information Added voltage condition to pull-up resistance spec Ordering information: column "Flash/ROM" added, column "Remarks" removed Official package dimension drawing with additional notes added Empty pages removed Handling devices: Notes added about Serial communication and about using ceramic resonators. Feature list and AC Characteristics: 16MHz maximum frequency is valid for crystal oscillators. For resonators, maximum frequency depends on Q-factor AC characteristics: PLL phase skew spec added, CLKVCO min=64MHz VOL3 spec improved: spec valid for 3mA load for full Vcc range MB96F353/F355 added (under development) Free running timer (I/O Timer) 2 and 3 added (without clock input pin) Input capture ICU9 and ICU10 added (without input pin, only for LIN USART) C-Pin cap spec updated: 4.7uF-10uF capacitor with tolerance permitted "Preliminary" watermark removed

FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fmk.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. 151 Lorong Chuan, #05-08 New Tech Park, Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/tw

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property right or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in

nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Strategic Business Development Dept.