

September 1997 Revised December 2000

GTLP8T306 8-Bit LVTTL/GTLP Bus Transceiver

General Description

The GTLP8T306 is an 8-bit bus transceiver that provides LVTTL to GTLP signal level translation. The device provides a high speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal output edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver thresholds. The GTLP output LOW level is typically less than 0.5V, the output HIGH level is 1.5V and the receiver threshold is 1.0V.

Features

- Bidirectional interface between GTLP and LVTTL logic levels
- Designed with edge rate control circuitry to reduce output noise on the GTLP port
- V_{REF} pin provides external supply reference voltage for receiver threshold adjustibility
- Special PVT Compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- TTL compatible driver and control inputs
- Designed using Fairchild advanced CMOS technology
- Bushold data inputs on A port to eliminate the need for external pull-up resistors for unused inputs
- Power up/down and power off high impedance for live insertion
- 5V over voltage tolerance on LVTTL ports
- Open drain on GTLP to support wired-or connection
- Flow through pinout optimizes PCB layout
- A Port source/sink -24mA/+24mA
- B Port sink +50mA

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| GTLP8T306MTC | MTC24 | 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

| ŌĒ | 1 | 24 | T/R |
|-----------------|----|----|------------------|
| V _{CC} | 2 | 23 | V _{REF} |
| A0 | 3 | 22 | В0 |
| A 1 | 4 | 21 | B1 |
| A2 | 5 | 20 | B2 |
| A3 | 6 | 19 | В3 |
| GND | 7 | 18 | GND |
| A4 | 8 | 17 | B4 |
| A5 | 9 | 16 | B5 |
| Α6 | 10 | 15 | В6 |
| Α7 | 11 | 14 | В7 |
| GND | 12 | 13 | GND |
| | | | |

© 2000 Fairchild Semiconductor Corporation

DS500051

www.fairchildsemi.com

Pin Descriptions

| Pin Names | Description |
|------------------|----------------------------------|
| ŌĒ | Output Enable (Active LOW) |
| T/R | Transmit/Receive Input |
| A0-A7 | Side A Inputs or 3-STATE Outputs |
| B0-B7 | Side B Inputs or 3-STATE Outputs |
| V _{REF} | GTLP Reference Voltage |

Truth Table


| Inp | uts | Output | | |
|-----|-----|---------------------------|--|--|
| OE | T/R | | | |
| Н | Х | HIGH Z on Bus A and Bus B | | |
| L | L | Bus B Data to Bus A | | |
| L | Н | Bus A Data to Bus B | | |
| | | | | |

Functional Description

The GTLP8T306 is an 8-bit transceiver providing the standard 245 functionality that supports both GTL and GTLP signal levels

Data polarity is non-inverting and the data flow direction is controlled by the T/\overline{R} pin. The outputs are enabled to allow data through the device when \overline{OE} is LOW otherwise both the A and B ports are placed in a HIGH impedance state.

Logic Diagram



Absolute Maximum Ratings(Note 1)

Recommended Operating

-0.5V to 7.0V Supply Voltage (V_{CC}) DC Input Voltage (V_I) -0.5V to +7.0V

DC Output Voltage (V_O)

Outputs 3-STATE -0.5V to +7.0VOutputs Active (Note 2) -0.5V to 7.0V

DC Output Sink Current into A-Port, I_{OL}

DC Output Source Current from

A Port I_{OH}

DC Output Sink Current into B-Port in the LOW State, I_{OL}

DC Input Diode Current (I_{IK})

 $V_1 < 0V$

DC Output Diode Current (I_{OK})

 $V_{O} < 0V$

 $V_{O} > V_{CC}$ +50 mA **ESD** Rating >2000V

Storage Temperature (T_{STG})

Conditions (Note 3)

Supply Voltage $V_{\rm CC}$ 3.15V to 3.45V

Bus Termination Voltage (V_{TT})

GTLP 1.35V to 1.65V GTL 1.14V to 1.26V

Input Voltage (V_I) on A-Port

48 mA

-48 mA

100 mA

-50 mA

-50 mA

 $-65^{\circ}C$ to $+150^{\circ}C$

and control pins 0V to 5.5V

HIGH Level Output Current (I_{OH})

A Port -24 mA

LOW Level Output Current (I_{OL})

+24 mA

B Port +50 mA

Operating Temperature (T_A)

-40°C to +85°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Note 3: Unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, $V_{\mbox{REF}} = 1.0V$ (unless otherwise noted).

| | Symbol | Test Cond | ditions | Min | Typ (Note 4) | Max | Units |
|-----------------------|--------------|---------------------------------------|----------------------------|------------------------|-----------------|------------------------|-------|
| V _{IH} | B Port | | | V _{REF} +0.05 | | V _{TT} | V |
| | Others | | | 2.0 | | | V |
| V _{IL} | B Port | | | 0.0 | | V _{REF} -0.05 | V |
| | Others | | | | | 0.8 | V |
| V _{REF} | GTLP | | | | 1.0 | | V |
| | GTL | | | | 0.8 | | V |
| V _{IK} | | V _{CC} = 3.15V | I _I = -18 mA | | | -1.2 | V |
| V _{OH} | A Port | V _{CC} = Min to Max (Note 5) | I _{OH} = -100 μA | V _{CC} -0.2 | | | |
| | | V _{CC} = 3.15V | I _{OH} = -12 mA | 2.4 | | | V |
| | | | I _{OH} = -24 mA | 2.0 | | | |
| V _{OL} | A Port | V _{CC} = Min to Max (Note 5) | I _{OL} = 100 μA | | | 0.2 | V |
| | | V _{CC} = 3.15V | I _{OL} = 24 mA | | | 0.5 | |
| | B Port | V _{CC} = 3.15V | I _{OL} = 40 mA | | | 0.4 | |
| | | | I _{OL} = 50 mA | | | 0.55 | V |
| I | A Port | V _{CC} = 3.45V | V _I = 5.5V | | | 20 | |
| | | | $V_I = 0V$ | | | -20 | μΑ |
| | Control Pins | V _{CC} = 3.45V | V _I = 5.5V | | | 5 | |
| | | | $V_I = 0V$ | | | -5 | μΑ |
| | B Port | V _{CC} = 3.45V | $V_I = V_{TT}$ | | | 5 | |
| | | | $V_I = 0$ | | | -5 | μA |
| I _{OFF} | A Port | V _{CC} = 0 | V_I or $V_O = 0$ to 4.5V | | | 100 | μА |
| I _I (Hold) | A Port | V _{CC} = 3.15V | V _I = 0.8V | 75 | | | |
| | | | $V_{I} = 2.0V$ | -20 | | | μΑ |
| I _{OZH} | A Port | V _{CC} = 3.45V | V _O = 3.45V | | | 20 | |
| | B Port | | V _O = 1.5V | | | 5 | μΑ |
| l _{OZL} | A Port | V _{CC} = 3.45V | V _O = 0 | | | -20 | |
| | B Port | V _{CC} = 3.45V | V _O = 0.55 | | | -5 | μА |

www.fairchildsemi.com

DC Electrical Characteristics (Continued)

| Symbol | | Test Conditions | | Min | Typ (Note 4) | Max | Units |
|-----------------------------|----------------------------|---|------------------------------------|-----|-----------------|-----|-------|
| Icc | A or B Ports | V _{CC} = 3.45V | Outputs HIGH | | 7 | 18 | |
| | | I _O = 0 | Outputs LOW | | 8 | 20 | mA |
| | | $V_I = V_{CC}$ or GND | Outputs Disabled | | 8 | 20 | |
| I _{CC} (Note 6) | A Port and Control Pins | $V_{CC} = 3.45V$ A or Control Inputs at V_{CC} or GND | One Input at V _{CC} -0.6V | | 0 | 1 | mA |
| C _{IN} | Control Pins | | $V_I = V_{CC}$ or 0 | | 5 | | |
| | A Port | | $V_I = V_{CC}$ or 0 | | 7 | | pF |
| | B Port | | $V_I = V_{CC}$ or 0 | | 9 | | |

Note 4: All typical values are $V_{CC} = 3.3V$ and $T_A = 25$ °C.

Note 5: For conditions shown as Min, use the appropriate value specified under recommended operating conditions.

Note 6: This is the increase in supply current for each input that is at the specified LVTTL voltage level rather than V_{CC} or GND.


AC Electrical Characteristics


Over recommended range of supply voltage and operating free air-temperature, V_{REF} = 1.0V (unless otherwise noted). C_L = 30 pF for B Port and C_L = 50 pF for A Port.

| Combal | From (Input) | To (Output) | Min | Тур | Max | Units |
|-------------------------------------|---------------------------------|-------------|-----|----------|-----|-------|
| Symbol | | | | (Note 7) | | |
| t _{PLH} | An | Bn | 1.0 | 4.0 | 7.5 | |
| t _{PHL} | | | 1.0 | 5.1 | 7.5 | ns |
| t _{PLH} | Bn | An | 1.0 | 5.8 | 8.3 | |
| t _{PHL} | | | 1.0 | 4.9 | 8.3 | ns |
| t _{RISE} | Transition Time, B Outputs (20% | to 80%) | | 2.6 | | ns |
| t _{FALL} | Transition Time, B Outputs (20% | | 2.6 | | ns | |
| t _{RISE} | Transition Time, A Outputs (10% | | 2.5 | | ns | |
| t _{FALL} | Transition Time, A Outputs (10% | | 2.5 | | ns | |
| t _{PZH} , t _{PZL} | ŌĒ | An | 1.0 | 4.5 | 9.5 | |
| t _{PHZ} , t _{PLZ} | | | 1.0 | 4.9 | 9.5 | ns |
| t _{PLH} | ŌĒ | Bn | 1.0 | 5.4 | 9.5 | ns |
| t _{PHL} | | | 1.0 | 6.0 | 9.5 | 115 |


Note 7: All typical values are at $V_{CC}=3.3V$ and $T_A=25^{\circ}C$.


Test Circuit and Timing Waveforms






Voltage Waveforms Pulse Duration ($V_M = V_{CC}/2$ for A Port and 1.0 for B-Port)






Voltage Waveforms Propagation Delay and Setup and Hold Times ($V_M = V_{CC}/2$ for A Port and 1.0 for B Port)



Note A: C_L includes probes and Jig capacitance.

Note B: For B Port, $C_L = 30 \text{ pF}$ is used for worst case.



24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative