

# 1 Ordering Information

Table 1.1 (p. 2) shows the available EFM32ZG110 devices.

**Table 1.1. Ordering Information**

Ordering Code	Flash (kB)	RAM (kB)	Max Speed (MHz)	Supply Voltage (V)	Temperature (°C)	Package
EFM32ZG110F4-QFN24	4	2	24	1.98 - 3.8	-40 - 85	QFN24
EFM32ZG110F8-QFN24	8	2	24	1.98 - 3.8	-40 - 85	QFN24
EFM32ZG110F16-QFN24	16	4	24	1.98 - 3.8	-40 - 85	QFN24
EFM32ZG110F32-QFN24	32	4	24	1.98 - 3.8	-40 - 85	QFN24

Visit **[www.silabs.com](http://www.silabs.com)** for information on global distributors and representatives.


## 2 System Summary

### 2.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M0+, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32ZG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32ZG110 devices. For a complete feature set and in-depth information on the modules, the reader is referred to the *EFM32ZG Reference Manual*.

A block diagram of the EFM32ZG110 is shown in Figure 2.1 (p. 3) .

**Figure 2.1. Block Diagram**



#### 2.1.1 ARM Cortex-M0+ Core

The ARM Cortex-M0+ includes a 32-bit RISC processor which can achieve as much as 0.9 Dhrystone MIPS/MHz. A Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep is included as well. The EFM32 implementation of the Cortex-M0+ is described in detail in *ARM Cortex-M0+ Devices Generic User Guide*.

#### 2.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface .

#### 2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32ZG microcontroller. The flash memory is readable and writable from both the Cortex-M0+ and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

## 2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230  $\mu$ DMA controller licensed from ARM.

## 2.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32ZG.

## 2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32ZG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

## 2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32ZG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

## 2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

## 2.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

## 2.1.10 Inter-Integrated Circuit Interface (I2C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I<sup>2</sup>C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

## 2.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

### 2.1.12 Pre-Programmed UART Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Auto-baud and destructive write are supported. The autobaud feature, interface and commands are described further in the application note.

### 2.1.13 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>™</sup>, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

### 2.1.14 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output.

### 2.1.15 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

### 2.1.16 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn\_S0IN pin as external clock source. The module may operate in energy mode EM0 - EM3.

### 2.1.17 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 2.1.18 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 2.1.19 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 2 external pins and 6 internal signals.

### 2.1.20 Current Digital to Analog Converter (IDAC)

The current digital to analog converter can source or sink a configurable constant current, which can be output on, or sinked from pin or ADC. The current is configurable with several ranges of various step sizes.

### 2.1.21 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

### 2.1.22 General Purpose Input/Output (GPIO)

In the EFM32ZG110, there are 17 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 11 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

## 2.2 Configuration Summary

The features of the EFM32ZG110 is a subset of the feature set described in the EFM32ZG Reference Manual. Table 2.1 (p. 6) describes device specific implementation of the features.

**Table 2.1. Configuration Summary**


Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO,
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
CMU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART1	Full configuration with I2S and IrDA	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration	TIM0_CC[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[1:0]
IDAC0	Full configuration	IDAC0_OUT
AES	Full configuration	NA

Module	Configuration	Pin Connections
GPIO	17 pins	Available pins are shown in Table 4.3 (p. 54)

2.3 Memory Map

The EFM32ZG110 memory map is shown in Figure 2.2 (p. 7), with RAM and Flash sizes for the largest memory configuration.

Figure 2.2. EFM32ZG110 Memory Map with largest RAM and Flash sizes



## 3 Electrical Characteristics

### 3.1 Test Conditions

#### 3.1.1 Typical Values

The typical data are based on  $T_{AMB}=25^{\circ}\text{C}$  and  $V_{DD}=3.0\text{ V}$ , as defined in Table 3.2 (p. 8), by simulation and/or technology characterisation unless otherwise specified.

#### 3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 8), by simulation and/or technology characterisation unless otherwise specified.

### 3.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 8) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 8).

**Table 3.1. Absolute Maximum Ratings**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$T_{STG}$	Storage temperature range		-40		150 <sup>1</sup>	$^{\circ}\text{C}$
$T_S$	Maximum soldering temperature	Latest IPC/JEDEC J-STD-020 Standard			260	$^{\circ}\text{C}$
$V_{DDMAX}$	External main supply voltage		0		3.8	V
$V_{IOPIN}$	Voltage on any I/O pin		-0.3		$V_{DD}+0.3$	V

<sup>1</sup>Based on programmed devices tested for 10000 hours at  $150^{\circ}\text{C}$ . Storage temperature affects retention of preprogrammed calibration values stored in flash. Please refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.

### 3.3 General Operating Conditions

#### 3.3.1 General Operating Conditions

**Table 3.2. General Operating Conditions**

Symbol	Parameter	Min	Typ	Max	Unit
$T_{AMB}$	Ambient temperature range	-40		85	$^{\circ}\text{C}$
$V_{DDOP}$	Operating supply voltage	1.98		3.8	V
$f_{APB}$	Internal APB clock frequency			24	MHz
$f_{AHB}$	Internal AHB clock frequency			24	MHz

## 3.4 Current Consumption

**Table 3.3. Current Consumption**



Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{EM0}$	EM0 current. No prescaling. Running prime number calculation code from Flash. (Production test condition = 14 MHz)	24 MHz HFXO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		115	132	$\mu\text{A}/\text{MHz}$
		24 MHz HFXO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		117	136	$\mu\text{A}/\text{MHz}$
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		114	128	$\mu\text{A}/\text{MHz}$
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		116	132	$\mu\text{A}/\text{MHz}$
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		117	131	$\mu\text{A}/\text{MHz}$
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		118	133	$\mu\text{A}/\text{MHz}$
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		118	133	$\mu\text{A}/\text{MHz}$
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		120	135	$\mu\text{A}/\text{MHz}$
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		124	139	$\mu\text{A}/\text{MHz}$
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		125	142	$\mu\text{A}/\text{MHz}$
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		155	177	$\mu\text{A}/\text{MHz}$
		1.2 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		162	181	$\mu\text{A}/\text{MHz}$
$I_{EM1}$	EM1 current (Production test condition = 14 MHz)	24 MHz HFXO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		48	57	$\mu\text{A}/\text{MHz}$
		24 MHz HFXO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		49	59	$\mu\text{A}/\text{MHz}$
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		48	52	$\mu\text{A}/\text{MHz}$
		21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		49	53	$\mu\text{A}/\text{MHz}$





Symbol	Parameter	Condition	Min	Typ	Max	Unit
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		50	54	$\mu\text{A}/\text{MHz}$
		14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		51	56	$\mu\text{A}/\text{MHz}$
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		52	56	$\mu\text{A}/\text{MHz}$
		11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		53	58	$\mu\text{A}/\text{MHz}$
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		57	63	$\mu\text{A}/\text{MHz}$
		6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		59	66	$\mu\text{A}/\text{MHz}$
		1.2 MHz HFRCO. all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		89	99	$\mu\text{A}/\text{MHz}$
		1.2 MHz HFRCO. all peripheral clocks disabled, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		92	103	$\mu\text{A}/\text{MHz}$
$I_{EM2}$	EM2 current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		0.9	1.25	$\mu\text{A}$
		EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		1.7	2.35	$\mu\text{A}$
$I_{EM3}$	EM3 current	EM3 current (ULFRCO enabled, LFRCO/LFXO disabled), $V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		0.5	0.9	$\mu\text{A}$
		EM3 current (ULFRCO enabled, LFRCO/LFXO disabled), $V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		1.3	2.0	$\mu\text{A}$
$I_{EM4}$	EM4 current	$V_{DD}=3.0\text{ V}$ , $T_{AMB}=25^{\circ}\text{C}$		0.02	0.035	$\mu\text{A}$
		$V_{DD}=3.0\text{ V}$ , $T_{AMB}=85^{\circ}\text{C}$		0.29	0.700	$\mu\text{A}$

### 3.4.1 EM0 Current Consumption


**Figure 3.1. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 24 MHz**




**Figure 3.2. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 21 MHz**





**Figure 3.3. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 14 MHz**



**Figure 3.4. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 11 MHz**





**Figure 3.5. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 6.6 MHz**




### 3.4.2 EM1 Current Consumption


**Figure 3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 24 MHz**




**Figure 3.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 21 MHz**




**Figure 3.8. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 14 MHz**



**Figure 3.9. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11 MHz**





**Figure 3.10. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6 MHz**





### 3.4.3 EM2 Current Consumption

Figure 3.11. EM2 current consumption. RTC prescaled to 1kHz, 32.768 kHz LFRCO.




### 3.4.4 EM3 Current Consumption

Figure 3.12. EM3 current consumption.



### 3.4.5 EM4 Current Consumption

Figure 3.13. EM4 current consumption.



## 3.5 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.4. Energy Modes Transitions

Symbol	Parameter	Min	Typ	Max	Unit
$t_{EM10}$	Transition time from EM1 to EM0		0		HF-CORE-CLK cycles
$t_{EM20}$	Transition time from EM2 to EM0		2		$\mu s$
$t_{EM30}$	Transition time from EM3 to EM0		2		$\mu s$
$t_{EM40}$	Transition time from EM4 to EM0		163		$\mu s$

## 3.6 Power Management

The EFM32ZG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".



**Table 3.5. Power Management**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>BODextthr-</sub>	BOD threshold on falling external supply voltage		1.74		1.96	V
V <sub>BODextthr+</sub>	BOD threshold on rising external supply voltage			1.85		V
t <sub>RESET</sub>	Delay from reset is released until program execution starts	Applies to Power-on Reset, Brown-out Reset and pin reset.		163		μs
C <sub>DECOUPLE</sub>	Voltage regulator decoupling capacitor.	X5R capacitor recommended. Apply between DECOUPLE pin and GROUND		1		μF

## 3.7 Flash

**Table 3.6. Flash**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
EC <sub>FLASH</sub>	Flash erase cycles before failure		20000			cycles
RET <sub>FLASH</sub>	Flash data retention	T <sub>AMB</sub> <150°C	10000			h
		T <sub>AMB</sub> <85°C	10			years
		T <sub>AMB</sub> <70°C	20			years
t <sub>W_PROG</sub>	Word (32-bit) programming time		20			μs
t <sub>P_ERASE</sub>	Page erase time		20	20.4	20.8	ms
t <sub>D_ERASE</sub>	Device erase time		40	40.8	41.6	ms
I <sub>ERASE</sub>	Erase current				7 <sup>1</sup>	mA
I <sub>WRITE</sub>	Write current				7 <sup>1</sup>	mA
V <sub>FLASH</sub>	Supply voltage during flash erase and write		1.98		3.8	V

<sup>1</sup>Measured at 25°C

## 3.8 General Purpose Input Output


**Table 3.7. GPIO**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>IOIL</sub>	Input low voltage				0.30V <sub>DD</sub>	V
V <sub>IOIH</sub>	Input high voltage		0.70V <sub>DD</sub>			V
V <sub>IOOH</sub>	Output high voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD)	Sourcing 0.1 mA, V <sub>DD</sub> =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.80V <sub>DD</sub>		V
		Sourcing 0.1 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOWEST		0.90V <sub>DD</sub>		V


Symbol	Parameter	Condition	Min	Typ	Max	Unit
		Sourcing 1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW		$0.85V_{DD}$		V
		Sourcing 1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW		$0.90V_{DD}$		V
		Sourcing 6 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD	$0.75V_{DD}$			V
		Sourcing 6 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD	$0.85V_{DD}$			V
		Sourcing 20 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = HIGH	$0.60V_{DD}$			V
		Sourcing 20 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = HIGH	$0.80V_{DD}$			V
$V_{IOOL}$	Output low voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD)	Sinking 0.1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST		$0.20V_{DD}$		V
		Sinking 0.1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOWEST		$0.10V_{DD}$		V
		Sinking 1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW		$0.10V_{DD}$		V
		Sinking 1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW		$0.05V_{DD}$		V
		Sinking 6 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD			$0.30V_{DD}$	V
		Sinking 6 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD			$0.20V_{DD}$	V
		Sinking 20 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = HIGH			$0.35V_{DD}$	V
		Sinking 20 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = HIGH			$0.25V_{DD}$	V
$I_{IOLEAK}$	Input leakage current	High Impedance IO connected to GROUND or Vdd		$\pm 0.1$	$\pm 100$	nA
$R_{PU}$	I/O pin pull-up resistor			40		kOhm
$R_{PD}$	I/O pin pull-down resistor			40		kOhm
$R_{IOESD}$	Internal ESD series resistor			200		Ohm
$t_{IOGLITCH}$	Pulse width of pulses to be removed		10		50	ns

Symbol	Parameter	Condition	Min	Typ	Max	Unit
	by the glitch suppression filter					
$t_{IOOF}$	Output fall time	GPIO_Px_CTRL DRIVEMODE = LOWEST and load capacitance $C_L=12.5-25pF$ .	$20+0.1C_L$		250	ns
		GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance $C_L=350-600pF$	$20+0.1C_L$		250	ns
$V_{IOHYST}$	I/O pin hysteresis ( $V_{IOTHR+} - V_{IOTHR-}$ )	$V_{DD} = 1.98 - 3.8 V$	$0.1V_{DD}$			V


Figure 3.14. Typical Low-Level Output Current, 2V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.15. Typical High-Level Output Current, 2V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH


Figure 3.16. Typical Low-Level Output Current, 3V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST




GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.17. Typical High-Level Output Current, 3V Supply Voltage**


GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH


Figure 3.18. Typical Low-Level Output Current, 3.8V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH




Figure 3.19. Typical High-Level Output Current, 3.8V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = HIGH

## 3.9 Oscillators

### 3.9.1 LFXO

**Table 3.8. LFXO**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{LFXO}$	Supported nominal crystal frequency			32.768		kHz
$ESR_{LFXO}$	Supported crystal equivalent series resistance (ESR)			30	120	kOhm
$C_{LFXOL}$	Supported crystal external load range		5		25	pF
$I_{LFXO}$	Current consumption for core and buffer after startup.	ESR=30 kOhm, $C_L$ =10 pF, LFXOBOOST in CMU_CTRL is 1		190		nA
$t_{LFXO}$	Start- up time.	ESR=30 kOhm, $C_L$ =10 pF, 40% - 60% duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1		1100		ms

For safe startup of a given crystal, the energyAware Designer in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note "AN0016 EFM32 Oscillator Design Consideration".

### 3.9.2 HFXO

**Table 3.9. HFXO**



Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{HFXO}$	Supported nominal crystal Frequency		4		24	MHz
$ESR_{HFXO}$	Supported crystal equivalent series resistance (ESR)	Crystal frequency 24 MHz		30	100	Ohm
		Crystal frequency 4 MHz		400	1500	Ohm
$g_{mHFXO}$	The transconductance of the HFXO input transistor at crystal startup	HFXOBOOST in CMU_CTRL equals 0b11	20			mS
$C_{HFXOL}$	Supported crystal external load range		5		25	pF
$I_{HFXO}$	Current consumption for HFXO after startup	4 MHz: ESR=400 Ohm, $C_L$ =20 pF, HFXOBOOST in CMU_CTRL equals 0b11		85		$\mu$ A
		24 MHz: ESR=30 Ohm, $C_L$ =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		165		$\mu$ A
$t_{HFXO}$	Startup time	24 MHz: ESR=30 Ohm, $C_L$ =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		785		$\mu$ s

### 3.9.3 LFRCO

**Table 3.10. LFRCO**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{\text{LFRCO}}$	Oscillation frequency, $V_{\text{DD}} = 3.0 \text{ V}$ , $T_{\text{AMB}} = 25^\circ\text{C}$		31.29	32.768	34.28	kHz
$t_{\text{LFRCO}}$	Startup time not including software calibration			150		$\mu\text{s}$
$I_{\text{LFRCO}}$	Current consumption			190		nA
TUNESTEP <sub>LFRCO</sub>	Frequency step for LSB change in TUNING value			1.5		%

**Figure 3.20. Calibrated LFRCO Frequency vs Temperature and Supply Voltage**





### 3.9.4 HFRCO




**Table 3.11. HFRCO**



Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{\text{HFRCO}}$	Oscillation frequency, $V_{\text{DD}} = 3.0 \text{ V}$ , $T_{\text{AMB}} = 25^\circ\text{C}$	21 MHz frequency band	20.37	21.0	21.63	MHz
		14 MHz frequency band	13.58	14.0	14.42	MHz
		11 MHz frequency band	10.67	11.0	11.33	MHz
		7 MHz frequency band	6.40	6.60	6.80	MHz
		1 MHz frequency band	1.15	1.20	1.25	MHz
$t_{\text{HFRCO\_settling}}$	Settling time after start-up	$f_{\text{HFRCO}} = 14 \text{ MHz}$		0.6		Cycles
$I_{\text{HFRCO}}$	Current consumption (Production test condition = 14 MHz)	$f_{\text{HFRCO}} = 21 \text{ MHz}$		93	175	$\mu\text{A}$
		$f_{\text{HFRCO}} = 14 \text{ MHz}$		77	140	$\mu\text{A}$
		$f_{\text{HFRCO}} = 11 \text{ MHz}$		72	125	$\mu\text{A}$
		$f_{\text{HFRCO}} = 6.6 \text{ MHz}$		63	105	$\mu\text{A}$
		$f_{\text{HFRCO}} = 1.2 \text{ MHz}$		22	40	$\mu\text{A}$
$\text{TUNESTEP}_{\text{HFRCO}}$	Frequency step for LSB change in TUNING value			0.3 <sup>1</sup>		%

<sup>1</sup>The TUNING field in the CMU\_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

**Figure 3.21. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature**



**Figure 3.22. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature****Figure 3.23. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature****Figure 3.24. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature**

**Figure 3.25. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature**

### 3.9.5 AUXHFRCO

**Table 3.12. AUXHFRCO**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{\text{AUXHFRCO}}$	Oscillation frequency, $V_{\text{DD}} = 3.0 \text{ V}$ , $T_{\text{AMB}} = 25^\circ\text{C}$	$f_{\text{AUXHFRCO}} = 21 \text{ MHz}$	20.37	21.0	21.63	MHz
		$f_{\text{AUXHFRCO}} = 14 \text{ MHz}$	13.58	14.0	14.42	MHz
		$f_{\text{AUXHFRCO}} = 11 \text{ MHz}$	10.67	11.0	11.33	MHz
		$f_{\text{AUXHFRCO}} = 6.6 \text{ MHz}$	6.40	6.60	6.80	MHz
		$f_{\text{AUXHFRCO}} = 1.2 \text{ MHz}$	1.15	1.20	1.25	MHz
$t_{\text{AUXHFRCO\_settling}}$	Settling time after start-up	$f_{\text{AUXHFRCO}} = 14 \text{ MHz}$		0.6		Cycles
$\text{TUNESTEP}_{\text{AUXHFRCO}}$	Frequency step for LSB change in TUNING value			0.3		%

### 3.9.6 ULFRCO

**Table 3.13. ULFRCO**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{\text{ULFRCO}}$	Oscillation frequency	25°C, 3V	0.70		1.75	kHz
$\text{TC}_{\text{ULFRCO}}$	Temperature coefficient			0.05		%/°C
$\text{VC}_{\text{ULFRCO}}$	Supply voltage coefficient			-18.2		%/V

## 3.10 Analog Digital Converter (ADC)

**Table 3.14. ADC**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{\text{ADCIN}}$	Input voltage range	Single ended	0		$V_{\text{REF}}$	V

Symbol	Parameter	Condition	Min	Typ	Max	Unit
		Differential	$-V_{REF}/2$		$V_{REF}/2$	V
$V_{ADCREFIN}$	Input range of external reference voltage, single ended and differential		1.25		$V_{DD}$	V
$V_{ADCREFIN\_CH7}$	Input range of external negative reference voltage on channel 7	See $V_{ADCREFIN}$	0		$V_{DD} - 1.1$	V
$V_{ADCREFIN\_CH6}$	Input range of external positive reference voltage on channel 6	See $V_{ADCREFIN}$	0.625		$V_{DD}$	V
$V_{ADCCMIN}$	Common mode input range		0		$V_{DD}$	V
$I_{ADCIN}$	Input current	2pF sampling capacitors		<100		nA
$CMRR_{ADC}$	Analog input common mode rejection ratio			65		dB
$I_{ADC}$	Average active current	1 MSamples/s, 12 bit, external reference		351	500	$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b00		67		$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b01		63		$\mu A$
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b10		64		$\mu A$
$I_{ADCREF}$	Current consumption of internal voltage reference	Internal voltage reference		65	127	$\mu A$
$C_{ADCIN}$	Input capacitance			2		pF
$R_{ADCIN}$	Input ON resistance		1			MOhm
$R_{ADCFLT}$	Input RC filter resistance			10		kOhm
$C_{ADCFLT}$	Input RC filter/de-coupling capacitance			250		fF
$f_{ADCCLK}$	ADC Clock Frequency				13	MHz
$t_{ADCCONV}$	Conversion time	6 bit	7			ADC-CLK Cycles
		8 bit	11			ADC-CLK Cycles

Symbol	Parameter	Condition	Min	Typ	Max	Unit
		12 bit	13			ADC-CLK Cycles
$t_{\text{ADCACQ}}$	Acquisition time	Programmable	1		256	ADC-CLK Cycles
$t_{\text{ADCACQVDD3}}$	Required acquisition time for VDD/3 reference		2			$\mu\text{s}$
$t_{\text{ADCSTART}}$	Startup time of reference generator and ADC core in NORMAL mode			5		$\mu\text{s}$
	Startup time of reference generator and ADC core in KEEPADCWARM mode			1		$\mu\text{s}$
$\text{SNR}_{\text{ADC}}$	Signal to Noise Ratio (SNR)	1 MSamples/s, 12 bit, single ended, internal 1.25V reference		59		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		1 MSamples/s, 12 bit, single ended, $V_{\text{DD}}$ reference		65		dB
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		65		dB
		1 MSamples/s, 12 bit, differential, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, $V_{\text{DD}}$ reference		67		dB
		1 MSamples/s, 12 bit, differential, $2xV_{\text{DD}}$ reference		69		dB
		200 kSamples/s, 12 bit, single ended, internal 1.25V reference		62		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		200 kSamples/s, 12 bit, single ended, $V_{\text{DD}}$ reference		67		dB
		200 kSamples/s, 12 bit, differential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, $V_{\text{DD}}$ reference	63	66		dB





Symbol	Parameter	Condition	Min	Typ	Max	Unit
		200 kSamples/s, 12 bit, differential, $2xV_{DD}$ reference		70		dB
SINAD <sub>ADC</sub>	Signal-to-Noise And Distortion-ratio (SINAD)	1 MSamples/s, 12 bit, single ended, internal 1.25V reference		58		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		62		dB
		1 MSamples/s, 12 bit, single ended, $V_{DD}$ reference		64		dB
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		64		dB
		1 MSamples/s, 12 bit, differential, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, $V_{DD}$ reference		66		dB
		1 MSamples/s, 12 bit, differential, $2xV_{DD}$ reference		68		dB
		200 kSamples/s, 12 bit, single ended, internal 1.25V reference		61		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		65		dB
		200 kSamples/s, 12 bit, single ended, $V_{DD}$ reference		66		dB
		200 kSamples/s, 12 bit, differential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, $V_{DD}$ reference	62	66		dB
		200 kSamples/s, 12 bit, differential, $2xV_{DD}$ reference		69		dB
SFDR <sub>ADC</sub>	Spurious-Free Dynamic Range (SFDR)	1 MSamples/s, 12 bit, single ended, internal 1.25V reference		64		dBc
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		76		dBc
		1 MSamples/s, 12 bit, single ended, $V_{DD}$ reference		73		dBc
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		66		dBc
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		77		dBc
		1 MSamples/s, 12 bit, differential, $V_{DD}$ reference		76		dBc

Symbol	Parameter	Condition	Min	Typ	Max	Unit
		1 MSamples/s, 12 bit, differential, $2 \times V_{DD}$ reference		75		dBc
		1 MSamples/s, 12 bit, differential, 5V reference		69		dBc
		200 kSamples/s, 12 bit, single ended, internal 1.25V reference		75		dBc
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		75		dBc
		200 kSamples/s, 12 bit, single ended, $V_{DD}$ reference		76		dBc
		200 kSamples/s, 12 bit, differential, internal 1.25V reference		79		dBc
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		79		dBc
		200 kSamples/s, 12 bit, differential, 5V reference		78		dBc
		200 kSamples/s, 12 bit, differential, $V_{DD}$ reference	68	79		dBc
		200 kSamples/s, 12 bit, differential, $2 \times V_{DD}$ reference		79		dBc
$V_{ADCOFFSET}$	Offset voltage	After calibration, single ended	-4	0.3	4	mV
		After calibration, differential		0.3		mV
$TGRAD_{ADCTH}$	Thermometer output gradient			-1.92		mV/°C
				-6.3		ADC Codes/°C
$DNL_{ADC}$	Differential non-linearity (DNL)	$V_{DD} = 3.0$ V, external 2.5V reference	-1	$\pm 0.7$	4	LSB
$INL_{ADC}$	Integral non-linearity (INL), End point method	$V_{DD} = 3.0$ V, external 2.5V reference		$\pm 1.2$	$\pm 3$	LSB
$MC_{ADC}$	No missing codes		11.999 <sup>1</sup>	12		bits


<sup>1</sup>On the average every ADC will have one missing code, most likely to appear around  $2048 \pm n \times 512$  where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.26 (p. 36) and Figure 3.27 (p. 36) , respectively.


**Figure 3.26. Integral Non-Linearity (INL)****Figure 3.27. Differential Non-Linearity (DNL)**

### 3.10.1 Typical performance


Figure 3.28. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C




1.25V Reference




2.5V Reference








2XVDDVSS Reference








5VDIFF Reference




VDD Reference


**Figure 3.29. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C****1.25V Reference****2.5V Reference****2XVDDVSS Reference****5VDIFF Reference****VDD Reference**

**Figure 3.30. ADC Differential Linearity Error vs Code,  $V_{dd} = 3V$ , Temp = 25°C****1.25V Reference****2.5V Reference****2XVDDVSS Reference****5VDIFF Reference****VDD Reference**

**Figure 3.31. ADC Absolute Offset, Common Mode =  $V_{dd}/2$**




Offset vs Supply Voltage, Temp = 25°C




Offset vs Temperature,  $V_{dd} = 3V$


**Figure 3.32. ADC Dynamic Performance vs Temperature for all ADC References,  $V_{dd} = 3V$**



Signal to Noise Ratio (SNR)



Spurious-Free Dynamic Range (SFDR)

**Figure 3.33. ADC Temperature sensor readout**

## 3.11 Current Digital Analog Converter (IDAC)

**Table 3.15. IDAC Range 0 Source**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{IDAC}$	Active current with STEPSEL=0x10	EM0, default settings		11.7		$\mu A$
		Duty-cycled		10		nA
$I_{0x10}$	Nominal IDAC output current with STEPSEL=0x10			0.84		$\mu A$
$I_{STEP}$	Step size			0.049		$\mu A$
$I_D$	Current drop at high impedance load	$V_{IDAC\_OUT} = V_{DD} - 100mV$		0.73		%
$TC_{IDAC}$	Temperature coefficient	$V_{DD} = 3.0V$ , STEPSEL=0x10		0.3		nA/°C
$VC_{IDAC}$	Voltage coefficient	$T = 25\text{ }^{\circ}C$ , STEPSEL=0x10		11.7		nA/V

**Table 3.16. IDAC Range 0 Sink**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{IDAC}$	Active current with STEPSEL=0x10	EM0, default settings		13.7		$\mu A$
$I_{0x10}$	Nominal IDAC output current with STEPSEL=0x10			0.84		$\mu A$
$I_{STEP}$	Step size			0.050		$\mu A$
$I_D$	Current drop at high impedance load	$V_{IDAC\_OUT} = 200\text{ mV}$		0.16		%
$TC_{IDAC}$	Temperature coefficient	$V_{DD} = 3.0\text{ V}$ , STEPSEL=0x10		0.2		nA/°C
$VC_{IDAC}$	Voltage coefficient	$T = 25\text{ }^{\circ}C$ , STEPSEL=0x10		12.5		nA/V



**Table 3.17. IDAC Range 1 Source**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
I <sub>IDAC</sub>	Active current with STEPSEL=0x10	EM0, default settings		13.0		μA
		Duty-cycled		10		nA
I <sub>0x10</sub>	Nominal IDAC output current with STEPSEL=0x10			3.17		μA
I <sub>STEP</sub>	Step size			0.097		μA
I <sub>D</sub>	Current drop at high impedance load	V <sub>IDAC_OUT</sub> = V <sub>DD</sub> - 100mV		0.79		%
TC <sub>IDAC</sub>	Temperature coefficient	V <sub>DD</sub> = 3.0 V, STEPSEL=0x10		0.7		nA/°C
VC <sub>IDAC</sub>	Voltage coefficient	T = 25 °C, STEPSEL=0x10		38.4		nA/V

**Table 3.18. IDAC Range 1 Sink**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
I <sub>IDAC</sub>	Active current with STEPSEL=0x10	EM0, default settings		17.9		μA
I <sub>0x10</sub>	Nominal IDAC output current with STEPSEL=0x10			3.18		μA
I <sub>STEP</sub>	Step size			0.098		μA
I <sub>D</sub>	Current drop at high impedance load	V <sub>IDAC_OUT</sub> = 200 mV		0.20		%
TC <sub>IDAC</sub>	Temperature coefficient	V <sub>DD</sub> = 3.0 V, STEPSEL=0x10		0.7		nA/°C
VC <sub>IDAC</sub>	Voltage coefficient	T = 25 °C, STEPSEL=0x10		40.9		nA/V

**Table 3.19. IDAC Range 2 Source**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
I <sub>IDAC</sub>	Active current with STEPSEL=0x10	EM0, default settings		16.2		μA
		Duty-cycled		10		nA
I <sub>0x10</sub>	Nominal IDAC output current with STEPSEL=0x10			8.40		μA
I <sub>STEP</sub>	Step size			0.493		μA
I <sub>D</sub>	Current drop at high impedance load	V <sub>IDAC_OUT</sub> = V <sub>DD</sub> - 100mV		1.26		%
TC <sub>IDAC</sub>	Temperature coefficient	V <sub>DD</sub> = 3.0 V, STEPSEL=0x10		2.8		nA/°C
VC <sub>IDAC</sub>	Voltage coefficient	T = 25 °C, STEPSEL=0x10		96.6		nA/V

**Table 3.20. IDAC Range 2 Sink**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
I <sub>IDAC</sub>	Active current with STEPSEL=0x10	EM0, default settings		28.4		μA

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{0x10}$	Nominal IDAC output current with STEPSEL=0x10			8.44		$\mu\text{A}$
$I_{\text{STEP}}$	Step size			0.495		$\mu\text{A}$
$I_{\text{D}}$	Current drop at high impedance load	$V_{\text{IDAC\_OUT}} = 200 \text{ mV}$		0.55		%
$\text{TC}_{\text{IDAC}}$	Temperature coefficient	$V_{\text{DD}} = 3.0 \text{ V}$ , STEPSEL=0x10		2.8		$\text{nA}/^\circ\text{C}$
$\text{VC}_{\text{IDAC}}$	Voltage coefficient	$T = 25 \text{ }^\circ\text{C}$ , STEPSEL=0x10		94.4		$\text{nA}/\text{V}$

**Table 3.21. IDAC Range 3 Source**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{\text{IDAC}}$	Active current with STEPSEL=0x10	EM0, default settings		18.3		$\mu\text{A}$
		Duty-cycled		10		$\text{nA}$
$I_{0x10}$	Nominal IDAC output current with STEPSEL=0x10			34.03		$\mu\text{A}$
$I_{\text{STEP}}$	Step size			1.996		$\mu\text{A}$
$I_{\text{D}}$	Current drop at high impedance load	$V_{\text{IDAC\_OUT}} = V_{\text{DD}} - 100 \text{ mV}$		3.18		%
$\text{TC}_{\text{IDAC}}$	Temperature coefficient	$V_{\text{DD}} = 3.0 \text{ V}$ , STEPSEL=0x10		10.9		$\text{nA}/^\circ\text{C}$
$\text{VC}_{\text{IDAC}}$	Voltage coefficient	$T = 25 \text{ }^\circ\text{C}$ , STEPSEL=0x10		159.5		$\text{nA}/\text{V}$


**Table 3.22. IDAC Range 3 Sink**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$I_{\text{IDAC}}$	Active current with STEPSEL=0x10	EM0, default settings		62.9		$\mu\text{A}$
$I_{0x10}$	Nominal IDAC output current with STEPSEL=0x10			34.16		$\mu\text{A}$
$I_{\text{STEP}}$	Step size			2.003		$\mu\text{A}$
$I_{\text{D}}$	Current drop at high impedance load	$V_{\text{IDAC\_OUT}} = 200 \text{ mV}$		1.65		%
$\text{TC}_{\text{IDAC}}$	Temperature coefficient	$V_{\text{DD}} = 3.0 \text{ V}$ , STEPSEL=0x10		10.9		$\text{nA}/^\circ\text{C}$
$\text{VC}_{\text{IDAC}}$	Voltage coefficient	$T = 25 \text{ }^\circ\text{C}$ , STEPSEL=0x10		148.6		$\text{nA}/\text{V}$


**Table 3.23. IDAC**

Symbol	Parameter	Min	Typ	Max	Unit
$t_{\text{IDACSTART}}$	Start-up time, from enabled to output settled		40		$\mu\text{s}$


Figure 3.34. IDAC Source Current as a function of voltage on IDAC\_OUT




Range 0



Range 1



Range 2



Range 3

Figure 3.35. IDAC Sink Current as a function of voltage from IDAC\_OUT





Figure 3.36. IDAC linearity



## 3.12 Analog Comparator (ACMP)

**Table 3.24. ACMP**


Symbol	Parameter	Condition	Min	Typ	Max	Unit
$V_{ACMPIN}$	Input voltage range		0		$V_{DD}$	V
$V_{ACMPCM}$	ACMP Common Mode voltage range		0		$V_{DD}$	V
$I_{ACMP}$	Active current	BIASPROG=0b0000, FULL-BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1	0.4	$\mu A$
		BIASPROG=0b1111, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87	15	$\mu A$
		BIASPROG=0b1111, FULL-BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		195	520	$\mu A$
$I_{ACMPREF}$	Current consumption of internal voltage reference	Internal voltage reference off. Using external voltage reference		0		$\mu A$
		Internal voltage reference		5		$\mu A$
$V_{ACMPOFFSET}$	Offset voltage	BIASPROG= 0b1010, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	-12	0	12	mV
$V_{ACMPHYST}$	ACMP hysteresis	Programmable		17		mV
$R_{CSRES}$	Capacitive Sense Internal Resistance	CSRESSEL=0b00 in ACMPn_INPUTSEL		39		kOhm
		CSRESSEL=0b01 in ACMPn_INPUTSEL		71		kOhm
		CSRESSEL=0b10 in ACMPn_INPUTSEL		104		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		136		kOhm
$t_{ACMPSTART}$	Startup time				10	$\mu s$

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 46) .  $I_{ACMPREF}$  is zero if an external voltage reference is used.


### Total ACMP Active Current

$$I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF} \quad (3.1)$$


Figure 3.37. ACMP Characteristics,  $V_{dd} = 3V$ ,  $Temp = 25^{\circ}C$ ,  $FULLBIAS = 0$ ,  $HALFBIAS = 1$



Current consumption, HYSTSEL = 4



Response time ,  $V_{cm} = 1.25V$ ,  $CP+ \text{ to } CP- = 100mV$



Hysteresis

## 3.13 Voltage Comparator (VCMP)

**Table 3.25. VCMP**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V <sub>VCMPIN</sub>	Input voltage range			V <sub>DD</sub>		V
V <sub>VCMP<sub>CM</sub></sub>	VCMP Common Mode voltage range			V <sub>DD</sub>		V
I <sub>VCMP</sub>	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.1	0.8	μA
		BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		14.7	35	μA
t <sub>VCMPREF</sub>	Startup time reference generator	NORMAL		10		μs
V <sub>VCMP<sub>OFFSET</sub></sub>	Offset voltage	Single ended		10		mV
		Differential		10		mV
V <sub>VCMPHYST</sub>	VCMP hysteresis			17		mV
t <sub>VCMPSTART</sub>	Startup time				10	μs

The V<sub>DD</sub> trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

### VCMP Trigger Level as a Function of Level Setting

$$V_{DD} \text{ Trigger Level} = 1.667V + 0.034 \times \text{TRIGLEVEL} \quad (3.2)$$

## 3.14 I2C

**Table 3.26. I2C Standard-mode (Sm)**

Symbol	Parameter	Min	Typ	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0		100 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	4.7			μs
t <sub>HIGH</sub>	SCL clock high time	4.0			μs
t <sub>SU,DAT</sub>	SDA set-up time	250			ns
t <sub>HD,DAT</sub>	SDA hold time	8		3450 <sup>2,3</sup>	ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	4.7			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	4.0			μs
t <sub>SU,STO</sub>	STOP condition set-up time	4.0			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7			μs

<sup>1</sup>For the minimum HPPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32ZG Reference Manual.

<sup>2</sup>The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

<sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((3450\*10<sup>-9</sup> [s] \* f<sub>HPPERCLK</sub> [Hz]) - 5).

**Table 3.27. I2C Fast-mode (Fm)**

Symbol	Parameter	Min	Typ	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0		400 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	1.3			μs
t <sub>HIGH</sub>	SCL clock high time	0.6			μs
t <sub>SU,DAT</sub>	SDA set-up time	100			ns
t <sub>HD,DAT</sub>	SDA hold time	8		900 <sup>2,3</sup>	ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	0.6			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	0.6			μs
t <sub>SU,STO</sub>	STOP condition set-up time	0.6			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3			μs

<sup>1</sup>For the minimum HPPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32ZG Reference Manual.

<sup>2</sup>The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>).

<sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((900\*10<sup>-9</sup> [s] \* f<sub>HPPERCLK</sub> [Hz]) - 5).

**Table 3.28. I2C Fast-mode Plus (Fm+)**

Symbol	Parameter	Min	Typ	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0		1000 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	0.5			μs
t <sub>HIGH</sub>	SCL clock high time	0.26			μs
t <sub>SU,DAT</sub>	SDA set-up time	50			ns
t <sub>HD,DAT</sub>	SDA hold time	8			ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	0.26			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	0.26			μs
t <sub>SU,STO</sub>	STOP condition set-up time	0.26			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	0.5			μs

<sup>1</sup>For the minimum HPPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32ZG Reference Manual.

## 3.15 Digital Peripherals

**Table 3.29. Digital Peripherals**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
I <sub>USART</sub>	USART current	USART idle current, clock enabled		7.5		μA/ MHz
I <sub>LEUART</sub>	LEUART current	LEUART idle current, clock enabled		150		nA
I <sub>I2C</sub>	I2C current	I2C idle current, clock enabled		6.25		μA/ MHz
I <sub>TIMER</sub>	TIMER current	TIMER_0 idle current, clock enabled		8.75		μA/ MHz
I <sub>PCNT</sub>	PCNT current	PCNT idle current, clock enabled		100		nA
I <sub>RTC</sub>	RTC current	RTC idle current, clock enabled		100		nA



Symbol	Parameter	Condition	Min	Typ	Max	Unit
I <sub>AES</sub>	AES current	AES idle current, clock enabled		2.5		μA/ MHz
I <sub>GPIO</sub>	GPIO current	GPIO idle current, clock enabled		5.31		μA/ MHz
I <sub>PRS</sub>	PRS current	PRS idle current		2.81		μA/ MHz
I <sub>DMA</sub>	DMA current	Clock enable		8.12		μA/ MHz

# 4 Pinout and Package

**Note**  
Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCB's) for the EFM32ZG110.

## 4.1 Pinout

The *EFM32ZG110* pinout is shown in Figure 4.1 (p. 51) and Table 4.1 (p. 51). Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.

Figure 4.1. EFM32ZG110 Pinout (top view, not to scale)




Table 4.1. Device Pinout

QFN24 Pin# and Name		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other
0	VSS	Ground.			
1	PA0		TIM0_CC0 #0/1/4	LEU0_RX #4	PRS_CH0 #0

QFN24 Pin# and Name		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other
				I2C0_SDA #0	GPIO_EM4WU0
2	IOVDD_0	Digital IO power supply 0.			
3	PC0	ACMP0_CH0	TIM0_CC1 #4 PCNT0_S0IN #2	US1_TX #0 I2C0_SDA #4	PRS_CH2 #0
4	PC1	ACMP0_CH1	TIM0_CC2 #4 PCNT0_S1IN #2	US1_RX #0 I2C0_SCL #4	PRS_CH3 #0
5	PB7	LFXTAL_P	TIM1_CC0 #3	US1_CLK #0	
6	PB8	LFXTAL_N	TIM1_CC1 #3	US1_CS #0	
7	RESETn	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.			
8	PB11	IDAC0_OUT	TIM1_CC2 #3		
9	AVDD_2	Analog power supply 2.			
10	PB13	HFXTAL_P		LEU0_TX #1	
11	PB14	HFXTAL_N		LEU0_RX #1	
12	AVDD_0	Analog power supply 0.			
13	PD6	ADC0_CH6	TIM1_CC0 #4 PCNT0_S0IN #3	US1_RX #2/3 I2C0_SDA #1	ACMP0_O #2
14	PD7	ADC0_CH7	TIM1_CC1 #4 PCNT0_S1IN #3	US1_TX #2/3 I2C0_SCL #1	CMU_CLK0 #2
15	VDD_DREG	Power supply for on-chip voltage regulator.			
16	DECOUPLE	Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOUPLE</sub> is required at this pin.			
17	PC14		TIM1_CC1 #0 PCNT0_S1IN #0	US1_CS #3	PRS_CH0 #2
18	PC15		TIM1_CC2 #0	US1_CLK #3	PRS_CH1 #2
19	PF0		TIM0_CC0 #5	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK #0 BOOT_TX
20	PF1		TIM0_CC1 #5	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0 GPIO_EM4WU3 BOOT_RX
21	PF2		TIM0_CC2 #5	LEU0_TX #4	GPIO_EM4WU4
22	IOVDD_5	Digital IO power supply 5.			
23	PE12		TIM1_CC2 #1	I2C0_SDA #6	CMU_CLK1 #2
24	PE13			I2C0_SCL #6	ACMP0_O #0 GPIO_EM4WU5

## 4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 53). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

### Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 4.2. Alternate functionality overview**

Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_O	PE13		PD6					Analog comparator ACMP0, digital output.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PF1							Bootloader RX.
BOOT_TX	PF0							Bootloader TX.
CMU_CLK0			PD7					Clock Management Unit, clock output number 0.
CMU_CLK1			PE12					Clock Management Unit, clock output number 1.
DBG_SWCLK	PF0							Debug-interface Serial Wire clock input. Note that this function is enabled to pin out of reset, and has a built-in pull down.
DBG_SWDIO	PF1							Debug-interface Serial Wire data input / output. Note that this function is enabled to pin out of reset, and has a built-in pull up.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFX TAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFX TAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL		PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.
IDAC0_OUT	PB11							IDAC0 output.
LEU0_RX		PB14		PF1	PA0			LEUART0 Receive input.
LEU0_TX		PB13		PF0	PF2			LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN			PC0	PD6				Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1	PD7				Pulse Counter PCNT0 input number 1.
PRS_CH0	PA0		PC14					Peripheral Reflex System PRS, channel 0.
PRS_CH1			PC15					Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0							Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1							Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0		Timer 0 Capture Compare input / output channel 0.
TIM0_CC1					PC0	PF1		Timer 0 Capture Compare input / output channel 1.
TIM0_CC2					PC1	PF2		Timer 0 Capture Compare input / output channel 2.
TIM1_CC0				PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14			PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11				Timer 1 Capture Compare input / output channel 2.

Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
US1_CLK	PB7		PF0	PC15				USART1 clock input / output.
US1_CS	PB8		PF1	PC14				USART1 chip select input / output.
US1_RX	PC1		PD6	PD6				USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO).
US1_TX	PC0		PD7	PD7				USART1 Asynchronous Transmit. Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).

## 4.3 GPIO Pinout Overview


The specific GPIO pins available in *EFM32ZG110* is shown in Table 4.3 (p. 54). Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

**Table 4.3. GPIO Pinout**

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	-	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	-	-	-	-	-	-
Port E	-	-	PE13	PE12	-	-	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	-	PF2	PF1	PF0

## 4.4 QFN24 Package

Figure 4.2. QFN24



Rev: 98SP24076A\_X02\_25MAR2011

**Note:**

1. Dimensioning & tolerancing confirm to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.
3. Dimension 'b' applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1 mm is acceptable.
4. Coplanarity applies to the exposed heat slug as well as the terminal.
5. Radius on terminal is optional

**Table 4.4. QFN24 (Dimensions in mm)**

Symbol	A	A1	A3	b	D	E	D2	E2	e	L	L1	aaa	bbb	ccc	ddd	eee
Min	0.80	0.00	0.203 REF	0.25	5.00 BSC	5.00 BSC	3.50	3.50	0.65 BSC	0.35	0.00	0.10	0.10	0.10	0.05	0.08
Nom	0.85	-		0.30			3.60	3.60		0.40						
Max	0.90	0.05		0.35			3.70	3.70		0.45	0.10					

The QFN24 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).


For additional Quality and Environmental information, please see:

<http://www.silabs.com/support/quality/pages/default.aspx>

## 5 PCB Layout and Soldering

### 5.1 Recommended PCB Layout

**Figure 5.1. QFN24 PCB Land Pattern**



**Table 5.1. QFN24 PCB Land Pattern Dimensions (Dimensions in mm)**

Symbol	Dim. (mm)	Symbol	Pin number	Symbol	Pin number
a	0.80	P1	1	P8	24
b	0.30	P2	6	P9	25
c	0.65	P3	7	-	-
d	5.00	P4	12	-	-
e	5.00	P5	13	-	-
f	3.60	P6	18	-	-
g	3.60	P7	19	-	-

Figure 5.2. QFN24 PCB Solder Mask





Table 5.2. QFN24 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Dim. (mm)
a	0.92	e	5.00
b	0.42	f	3.72
c	0.65	g	3.72
d	5.00	-	-



**Figure 5.3. QFN24 PCB Stencil Design****Table 5.3. QFN24 PCB Stencil Design Dimensions (Dimensions in mm)**

Symbol	Dim. (mm)	Symbol	Dim. (mm)
a	0.60	e	5.00
b	0.25	x	1.00
c	0.65	y	1.00
d	5.00	z	0.50

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.125 mm.
6. For detailed pin-positioning, see Figure 4.2 (p. 55) .

## 5.2 Soldering Information

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.


The packages have a Moisture Sensitivity Level rating of 3, please see the latest IPC/JEDEC J-STD-033 standard for MSL description and level 3 bake conditions. Place as many and as small as possible vias underneath each of the solder patches under the ground pad.

## 6 Chip Marking, Revision and Errata

### 6.1 Chip Marking

In the illustration below package fields and position are shown.

**Figure 6.1. Example Chip Marking (top view)**



### 6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 59) .

### 6.3 Errata

Please see the errata document for EFM32ZG110 for description and resolution of device erratas. This document is available in Simplicity Studio and online at:

<http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit>

## 7 Revision History

### 7.1 Revision 1.10

March 6th, 2015

Updated ADC data, updated temperature sensor graph and added clarification on conditions for  $INL_{ADC}$  and  $DNL_{ADC}$  parameters.

Updated Max  $ESR_{HFXO}$  value for Crystal Frequency of 24 MHz.

Updated current consumption.

Updated LFXO and HFXO data.

Updated LFRCO and HFRCO data.

Updated ACMP data.

Updated VCMP data.

Updated Memory Map.

Added DMA current in Digital Peripherals section.

Added AUXHFRCO to block diagram and Electrical Characteristics.

Updated Package dimensions table.

Updated block diagram.

### 7.2 Revision 1.00

July 2nd, 2014

Corrected single power supply voltage minimum value from 1.85V to 1.98V.

Removed "Preliminary" markings.

Updated current consumption.

Updated transition between energy modes.

Updated power management data.

Updated GPIO data.

Updated LFXO, HFXO, HFRCO and ULFRCO data.

Updated LFRCO and HFRCO plots.

Updated ADC data.

Updated ACMP data.

### 7.3 Revision 0.61

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

## 7.4 Revision 0.60

October 9th, 2013

Added I2C characterization data.

Added IDAC characterization data.

Updated current consumption table and figures in Electrical characteristics section.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

Removed Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

## 7.5 Revision 0.50

April 22nd, 2013

Updated HFCORE max frequency from 32 MHz to 24 MHz.

Updated pinout.

Other minor corrections.

## 7.6 Revision 0.40

September 11th, 2012

Updated CPU core from Cortex M0 to Cortex M0+.

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Corrected operating voltage from 1.8 V to 1.85 V.

Other minor corrections.

## 7.7 Revision 0.30

July 16th, 2011

Updated the Electrical Characteristics section.

## 7.8 Revision 0.20

June 8th, 2011

Corrected all current values in Electrical Characteristics section.

Updated Cortex M0 related items in the memory map.

## **7.9 Revision 0.10**

June 7th, 2011

Initial preliminary release.

# A Disclaimer and Trademarks

## A.1 Disclaimer

*Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.*

## A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISO-modem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

## B Contact Information

**Silicon Laboratories Inc.**

400 West Cesar Chavez

Austin, TX 78701

Please visit the Silicon Labs Technical Support web page:

<http://www.silabs.com/support/pages/contacttechnicalsupport.aspx>

and register to submit a technical support request.

# Table of Contents

1. Ordering Information .....	2
2. System Summary .....	3
2.1. System Introduction .....	3
2.2. Configuration Summary .....	6
2.3. Memory Map .....	7
3. Electrical Characteristics .....	8
3.1. Test Conditions .....	8
3.2. Absolute Maximum Ratings .....	8
3.3. General Operating Conditions .....	8
3.4. Current Consumption .....	9
3.5. Transition between Energy Modes .....	17
3.6. Power Management .....	17
3.7. Flash .....	18
3.8. General Purpose Input Output .....	18
3.9. Oscillators .....	27
3.10. Analog Digital Converter (ADC) .....	31
3.11. Current Digital Analog Converter (IDAC) .....	41
3.12. Analog Comparator (ACMP) .....	46
3.13. Voltage Comparator (VCMP) .....	48
3.14. I2C .....	48
3.15. Digital Peripherals .....	49
4. Pinout and Package .....	51
4.1. Pinout .....	51
4.2. Alternate Functionality Pinout .....	52
4.3. GPIO Pinout Overview .....	54
4.4. QFN24 Package .....	55
5. PCB Layout and Soldering .....	56
5.1. Recommended PCB Layout .....	56
5.2. Soldering Information .....	58
6. Chip Marking, Revision and Errata .....	59
6.1. Chip Marking .....	59
6.2. Revision .....	59
6.3. Errata .....	59
7. Revision History .....	60
7.1. Revision 1.10 .....	60
7.2. Revision 1.00 .....	60
7.3. Revision 0.61 .....	60
7.4. Revision 0.60 .....	61
7.5. Revision 0.50 .....	61
7.6. Revision 0.40 .....	61
7.7. Revision 0.30 .....	61
7.8. Revision 0.20 .....	61
7.9. Revision 0.10 .....	62
A. Disclaimer and Trademarks .....	63
A.1. Disclaimer .....	63
A.2. Trademark Information .....	63
B. Contact Information .....	64
B.1. ....	64



## List of Figures

2.1. Block Diagram .....	3
2.2. EFM32ZG110 Memory Map with largest RAM and Flash sizes .....	7
3.1. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 24 MHz .....	11
3.2. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 21 MHz .....	11
3.3. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 14 MHz .....	12
3.4. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 11 MHz .....	12
3.5. EM0 Current consumption while executing prime number calculation code from flash with HFRCO running at 6.6 MHz .....	13
3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 24 MHz .....	13
3.7. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 21 MHz .....	14
3.8. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 14 MHz .....	14
3.9. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11 MHz .....	15
3.10. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6 MHz .....	15
3.11. EM2 current consumption. RTC prescaled to 1kHz, 32.768 kHz LFRCO. ....	16
3.12. EM3 current consumption. ....	16
3.13. EM4 current consumption. ....	17
3.14. Typical Low-Level Output Current, 2V Supply Voltage .....	21
3.15. Typical High-Level Output Current, 2V Supply Voltage .....	22
3.16. Typical Low-Level Output Current, 3V Supply Voltage .....	23
3.17. Typical High-Level Output Current, 3V Supply Voltage .....	24
3.18. Typical Low-Level Output Current, 3.8V Supply Voltage .....	25
3.19. Typical High-Level Output Current, 3.8V Supply Voltage .....	26
3.20. Calibrated LFRCO Frequency vs Temperature and Supply Voltage .....	28
3.21. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature .....	29
3.22. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature .....	30
3.23. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature .....	30
3.24. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature .....	30
3.25. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature .....	31
3.26. Integral Non-Linearity (INL) .....	36
3.27. Differential Non-Linearity (DNL) .....	36
3.28. ADC Frequency Spectrum, V <sub>dd</sub> = 3V, Temp = 25°C .....	37
3.29. ADC Integral Linearity Error vs Code, V <sub>dd</sub> = 3V, Temp = 25°C .....	38
3.30. ADC Differential Linearity Error vs Code, V <sub>dd</sub> = 3V, Temp = 25°C .....	39
3.31. ADC Absolute Offset, Common Mode = V <sub>dd</sub> / 2 .....	40
3.32. ADC Dynamic Performance vs Temperature for all ADC References, V <sub>dd</sub> = 3V .....	40
3.33. ADC Temperature sensor readout .....	41
3.34. IDAC Source Current as a function of voltage on IDAC_OUT .....	44
3.35. IDAC Sink Current as a function of voltage from IDAC_OUT .....	45
3.36. IDAC linearity .....	45
3.37. ACMP Characteristics, V <sub>dd</sub> = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1 .....	47
4.1. EFM32ZG110 Pinout (top view, not to scale) .....	51
4.2. QFN24 .....	55
5.1. QFN24 PCB Land Pattern .....	56
5.2. QFN24 PCB Solder Mask .....	57
5.3. QFN24 PCB Stencil Design .....	58
6.1. Example Chip Marking (top view) .....	59

## List of Tables

1.1. Ordering Information .....	2
2.1. Configuration Summary .....	6
3.1. Absolute Maximum Ratings .....	8
3.2. General Operating Conditions .....	8
3.3. Current Consumption .....	9
3.4. Energy Modes Transitions .....	17
3.5. Power Management .....	18
3.6. Flash .....	18
3.7. GPIO .....	18
3.8. LFXO .....	27
3.9. HFXO .....	27
3.10. LFRCO .....	28
3.11. HFRCO .....	29
3.12. AUXHFRCO .....	31
3.13. ULFRCO .....	31
3.14. ADC .....	31
3.15. IDAC Range 0 Source .....	41
3.16. IDAC Range 0 Sink .....	41
3.17. IDAC Range 1 Source .....	42
3.18. IDAC Range 1 Sink .....	42
3.19. IDAC Range 2 Source .....	42
3.20. IDAC Range 2 Sink .....	42
3.21. IDAC Range 3 Source .....	43
3.22. IDAC Range 3 Sink .....	43
3.23. IDAC .....	43
3.24. ACMP .....	46
3.25. VCMP .....	48
3.26. I2C Standard-mode (Sm) .....	48
3.27. I2C Fast-mode (Fm) .....	49
3.28. I2C Fast-mode Plus (Fm+) .....	49
3.29. Digital Peripherals .....	49
4.1. Device Pinout .....	51
4.2. Alternate functionality overview .....	53
4.3. GPIO Pinout .....	54
4.4. QFN24 (Dimensions in mm) .....	55
5.1. QFN24 PCB Land Pattern Dimensions (Dimensions in mm) .....	56
5.2. QFN24 PCB Solder Mask Dimensions (Dimensions in mm) .....	57
5.3. QFN24 PCB Stencil Design Dimensions (Dimensions in mm) .....	58

# List of Equations

3.1. Total ACMP Active Current ..... 46

3.2. VCMP Trigger Level as a Function of Level Setting ..... 48

# silabs.com

