


Contents

Pin Configuration	3	Ordering Information	11
Selection Guide	3	Ordering Code Definitions	11
Maximum Ratings	4	Package Diagrams	12
Operating Range	4	Acronyms	13
Electrical Characteristics	4	Document Conventions	13
Capacitance	5	Units of Measure	13
Thermal Resistance	5	Document History Page	14
AC Test Loads and Waveforms	5	Sales, Solutions, and Legal Information	16
Data Retention Characteristics	6	Worldwide Sales and Design Support	16
Data Retention Waveform	6	Products	16
Switching Characteristics	7	PSoC® Solutions	16
Switching Waveforms	8	Cypress Developer Community	16
Truth Table	11	Technical Support	16

Pin Configuration

Figure 1. 44-pin SOJ / TSOP II pinout (Top View)



Selection Guide

Description	-10 (Industrial)	-12 (Automotive) ^[2]	Unit
Maximum Access Time	10	12	ns
Maximum Operating Current	90	95	mA
Maximum CMOS Standby Current	10	15	mA

Note

2. Automotive product information is Preliminary.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature -65 °C to +150 °C

Ambient Temperature
with Power Applied -55 °C to +125 °C

Supply Voltage
on V_{CC} to Relative GND ^[3] -0.5 V to +6.0 V

DC Voltage Applied to Outputs
in High Z State ^[3] -0.5 V to $V_{CC} + 0.5$ V

DC Input Voltage ^[3] -0.5 V to $V_{CC} + 0.5$ V

Current into Outputs (LOW) 20 mA

Static Discharge Voltage
(per MIL-STD-883, Method 3015) >2001 V

Latch-up Current >200 mA

Operating Range

Range	Ambient Temperature	V_{CC}	Speed
Industrial	-40 °C to +85 °C	5 V \pm 0.5	10 ns
Automotive	-40 °C to +125 °C	5 V \pm 0.5	12 ns

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		-10 (Industrial)		-12 (Automotive)		Unit
				Min	Max	Min	Max	
V _{OH}	Output HIGH Voltage	V _{CC} = Min	I _{OH} = −4.0 mA	2.4	—	2.4	—	V
		V _{CC} = Max	I _{OH} = −0.1mA	—	3.4 [4]	—	3.4 [4]	
V _{OL}	Output LOW Voltage	V _{CC} = Min	I _{OL} = 8.0 mA	—	0.4	—	0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.5	2.0	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage [3]			−0.5	0.8	−0.5	0.8	V
I _{IX}	Input Leakage Current	GND ≤ V _I ≤ V _{CC}		−1	+1	−1	+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled		−1	+1	−1	+1	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max, f = f _{MAX} = 1/t _{RC}	100 MHz	—	90	—	—	mA
			83 MHz	—	80	—	95	mA
			66 MHz	—	70	—	85	mA
			40 MHz	—	60	—	75	mA
I _{SB1}	Automatic CE Power-Down Current – TTL Inputs	Max V _{CC} , $\overline{CE} \geq V_{IH}$, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}		—	20	—	25	mA
I _{SB2}	Automatic CE Power-Down Current – CMOS Inputs	Max V _{CC} , $\overline{CE} \geq V_{CC} - 0.3\text{ V}$, V _{IN} ≥ V _{CC} − 0.3 V or V _{IN} ≤ 0.3 V, f = 0		—	10	—	15	mA

Notes

3. $V_{IL}(\text{Min}) = -2.0$ V and $V_{IH}(\text{max}) = V_{CC} + 2$ V for pulse durations of less than 20 ns.

4. Please note that the maximum V_{OH} limit does not exceed minimum CMOS V_{IH} of 3.5 V. If you are interfacing this SRAM with 5V legacy processors that require a minimum V_{IH} of 3.5 V, please refer to Application Note [AN6081](#) for technical details and options you may consider.

Capacitance


Parameter ^[5]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = 5.0\text{ V}$	8	pF
C_{OUT}	I/O capacitance		8	pF

Thermal Resistance

Parameter ^[5]	Description	Test Conditions	44-pin SOJ Package	44-pin TSOP II Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.91	50.66	$^\circ\text{C/W}$
Θ_{JC}	Thermal resistance (junction to case)		36.73	17.17	$^\circ\text{C/W}$

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms ^[6]



Notes

- Tested initially and after any design or process changes that may affect these parameters.
- AC characteristics (except High-Z) are tested using the load conditions shown in Figure 2 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions ^[7]		Min	Max	Unit
V_{DR}	V_{CC} for Data Retention			2.0	–	V
I_{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0\text{ V}$, $\overline{CE} \geq V_{CC} - 0.3\text{ V}$, $V_{IN} \geq V_{CC} - 0.3\text{ V}$ or $V_{IN} \leq 0.3\text{ V}$	Industrial	–	10	mA
I_{CCDR}	Data Retention Current		Automotive	–	15	mA
$t_{CDR}^{[8]}$	Chip Deselect to Data Retention Time			0	–	ns
$t_R^{[9]}$	Operation Recovery Time			t_{RC}	–	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



Notes

7. No input may exceed $V_{CC} + 0.5\text{ V}$.
8. Tested initially and after any design or process changes that may affect these parameters.
9. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(Min)} \geq 50\text{ }\mu\text{s}$ or stable at $V_{CC(Min)} \geq 50\text{ }\mu\text{s}$.

Switching Characteristics

Over the Operating Range

Parameter ^[11]	Description	-10 (Industrial)		-12 (Automotive)		Unit
		Min	Max	Min	Max	
Read Cycle						
t _{power}	V _{CC} (typical) to the First Access ^[12]	100	–	100	–	μs
t _{RC}	Read Cycle Time	10	–	12	–	ns
t _{AA}	Address to Data Valid	–	10	–	12	ns
t _{OHA}	Data Hold from Address Change	3	–	3	–	ns
t _{ACE}	CE LOW to Data Valid	–	10	–	12	ns
t _{DOE}	OE LOW to Data Valid	–	5	–	6	ns
t _{LZOE}	OE LOW to Low Z	0	–	0	–	ns
t _{HZOE}	OE HIGH to High Z ^[13, 14]	–	5	–	6	ns
t _{LZCE}	CE LOW to Low Z ^[14]	3	–	3	–	ns
t _{HZCE}	CE HIGH to High Z ^[13, 14]	–	5	–	6	ns
t _{PU}	CE LOW to Power-Up	0	–	0	–	ns
t _{PD}	CE HIGH to Power-Down	–	10	–	12	ns
t _{DBE}	Byte Enable to Data Valid	–	5	–	6	ns
t _{LZBE}	Byte Enable to Low Z	0	–	0	–	ns
t _{HZBE}	Byte Disable to High Z	–	5	–	6	ns
Write Cycle ^[15, 16]						
t _{WC}	Write Cycle Time	10	–	12	–	ns
t _{SCE}	CE LOW to Write End	7	–	10	–	ns
t _{AW}	Address Set-Up to Write End	7	–	10	–	ns
t _{HA}	Address Hold from Write End	0	–	0	–	ns
t _{SA}	Address Set-Up to Write Start	0	–	0	–	ns
t _{PWE}	WE Pulse Width	7	–	10	–	ns
t _{SD}	Data Set-Up to Write End	6	–	7	–	ns
t _{HD}	Data Hold from Write End	0	–	0	–	ns
t _{LZWE}	WE HIGH to Low Z ^[14]	3	–	3	–	ns
t _{HZWE}	WE LOW to High Z ^[13, 14]	–	5	–	6	ns
t _{BW}	Byte Enable to End of Write	7	–	10	–	ns

Notes

- AC characteristics (except High-Z) are tested using the load conditions shown in Figure 2 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified $I_{\text{OL}}/I_{\text{OH}}$ and 30-pF load capacitance.
- t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.
- t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (c) of Figure 2. Transition is measured when the outputs enter a high impedance state.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , t_{HZBE} is less than t_{LZBE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- The internal Write time of the memory is defined by the overlap of $\overline{\text{CE}}$ LOW, and $\overline{\text{WE}}$ LOW. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
- The minimum Write cycle time for Write Cycle No. 4 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .

Switching Waveforms

Figure 4. Read Cycle No. 1 [17, 18]





Figure 5. Read Cycle No. 2 (\overline{OE} Controlled) [19, 20]



Notes

17. No input may exceed $V_{CC} + 0.5$ V.
18. Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} , and/or $\overline{BLA} = V_{IL}$.
19. \overline{WE} is HIGH for read cycle.
20. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms(continued)

Figure 6. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) [21, 22]





Figure 7. Write Cycle No. 2 ($\overline{\text{BLE}}$ or $\overline{\text{BHE}}$ Controlled)



Notes

21. Data I/O is high impedance if $\overline{\text{OE}}$ or $\overline{\text{BHE}}$ and/or $\overline{\text{BLE}} = V_{IH}$.

22. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.

Switching Waveforms(continued)

Figure 8. Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} HIGH During Write) [23, 24]





Figure 9. Write Cycle No. 4 (\overline{WE} Controlled, \overline{OE} LOW) [26]



Notes

23. Address valid prior to or coincident with \overline{CE} transition LOW.

24. Data I/O is high impedance if \overline{OE} or \overline{BHE} and/or $\overline{BLE} = V_{IH}$.

25. During this period the I/Os are in the output state and input signals should not be applied.

26. The minimum Write cycle time for Write Cycle No. 4 (\overline{WE} Controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD} .

Truth Table

\overline{CE}	\overline{OE}	\overline{WE}	\overline{BLE}	\overline{BHE}	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
H	X	X	X	X	High Z	High Z	Power Down	Standby (I _{SB})
L	L	H	L	L	Data Out	Data Out	Read All bits	Active (I _{CC})
L	L	H	L	H	Data Out	High Z	Read Lower bits only	Active (I _{CC})
L	L	H	H	L	High Z	Data Out	Read Upper bits only	Active (I _{CC})
L	X	L	L	L	Data In	Data In	Write All bits	Active (I _{CC})
L	X	L	L	H	Data In	High Z	Write Lower bits only	Active (I _{CC})
L	X	L	H	L	High Z	Data In	Write Upper bits only	Active (I _{CC})
L	H	H	X	X	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})


Ordering Information

Table 1 lists the CY7C1041D key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at <http://www.cypress.com/products>.

Table 1. Key Features and Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1041D-10ZSXI	51-85087	44-pin TSOP (Type II) Pb-free	Industrial

Ordering Code Definitions



Package Diagrams

Figure 10. 44-pin SOJ (400 Mils) Package Outline, 51-85082





Figure 11. 44-pin TSOP II Package Outline, 51-85087



Acronyms

Acronym	Description
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{\text{OE}}$	Output Enable
SRAM	Static Random Access Memory
SOJ	Small Outline J-Lead
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mV	millivolt
mW	milliwatt
ns	nanosecond
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7C1041D, 4-Mbit (256K × 16) Static RAM Document Number: 38-05472				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	201560	SWI	01/09/2004	Advance data sheet for C9 IPP.
*A	233729	RKF	06/14/2004	Updated Electrical Characteristics : Updated almost entire table (as per EROS (spec 01-02165)). Updated Switching Characteristics : Updated almost entire table (as per EROS (spec 01-02165)). Updated Ordering Information : Updated part numbers.
*B	351117	PCI	04/18/2005	Changed status from Advance to Preliminary. Removed 17 and 20 ns speed bins related information in all instances across the document. Added 10 ns speed bin related information in all instances across the document. Updated Maximum Ratings : Added "Static Discharge Voltage" and its corresponding details. Added "Latch-up current" and its corresponding details. Updated Electrical Characteristics : Updated Note 3 (Added $V_{IH(max)} = V_{CC} + 2V$). Changed maximum value of I_{CC} parameter from 80 mA to 90 mA corresponding to Test Condition "Industrial" and 10 ns speed bin. Changed maximum value of I_{CC} parameter from 67 mA to 75 mA corresponding to Test Condition "Commercial" and 12 ns speed bin. Changed maximum value of I_{CC} parameter from 67 mA to 85 mA corresponding to Test Condition "Industrial" and 12 ns speed bin. Changed maximum value of I_{CC} parameter from 54 mA to 70 mA corresponding to Test Condition "Commercial" and 15 ns speed bin. Changed maximum value of I_{CC} parameter from 54 mA to 80 mA corresponding to Test Condition "Industrial" and 15 ns speed bin. Updated AC Test Loads and Waveforms : Added Note 6 and referred the same note in Figure 2 . Updated Data Retention Characteristics : Updated Note 9. Updated Switching Characteristics : Updated Note 13 (Replaced ± 500 mV with ± 200 mV). Changed minimum value of t_{SCE} parameter from 8 ns to 7 ns corresponding to 10 ns speed bin. Updated Switching Waveforms : Added Figure 8 . Updated Ordering Information : Updated part numbers. Shaded the table (containing advance information).
*C	446328	NXR	04/17/2006	Changed status from Preliminary to Final. Removed 15 ns speed bin related information in all instances across the document. Removed Commercial Temperature Range related information in all instances across the document. Added Automotive Temperature Range related information in all instances across the document.

Document History Page(continued)

Document Title: CY7C1041D, 4-Mbit (256K × 16) Static RAM Document Number: 38-05472				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*C (cont.)	446328	NXR	04/17/2006	Updated Maximum Ratings : Changed value of "Supply Voltage on V _{CC} to Relative GND" from "–0.5 V to +7.0 V" to "–0.5 V to +6.0 V". Updated Thermal Resistance : Replaced "two-layer" with "four-layer" in "Test Conditions" column. Removed "All Packages" column. Added "SOJ Package" and "TSOP II Package" columns. Updated Switching Characteristics : Updated Note 13. Changed maximum value of t _{HZWE} parameter from 6 ns to 5 ns corresponding to 10 ns speed bin. Updated Ordering Information : Updated part numbers. Removed "Package Name" column. Added "Package Diagram" column.
*D	2897049	VKN	03/22/2010	Updated Ordering Information : Updated part numbers. Updated Package Diagrams : spec 51-85082 – Changed revision from *B to *C. spec 51-85087 – Changed revision from *A to *C.
*E	3109184	AJU	12/13/2010	Updated Ordering Information : No change in part numbers. Added Ordering Code Definitions .
*F	3236731	PRAS	04/21/2011	Added Acronyms and Units of Measure . Updated to new template.
*G	4040855	MEMJ	06/27/2013	Updated Functional Description . Updated Electrical Characteristics : Added one more Test Condition "V _{CC} = Max, I _{OH} = –0.1mA" for V _{OH} parameter and added maximum value corresponding to that Test Condition. Added Note 4 and referred the same note in maximum value for V _{OH} parameter corresponding to Test Condition "V _{CC} = Max, I _{OH} = –0.1mA". Updated Package Diagrams : spec 51-85082 – Changed revision from *C to *E. spec 51-85087 – Changed revision from *C to *E. Updated to new template.
*H	4390998	MEMJ	05/27/2014	Updated Switching Characteristics : Updated Note 16 (Replaced "Write Cycle No. 3" with "Write Cycle No. 4"). Updated Switching Waveforms : Added Note 26 and referred the same note in Figure 9 . Completing Sunset Review.
*I	4578500	MEMJ	11/24/2014	Updated Functional Description : Added "For a complete list of related documentation, click here ." at the end.
*J	5759424	VINI	06/01/2017	Obsolete document. Completing Sunset Review.
*K	6321995	VINI	09/26/2018	Reactivated document. Updated Ordering Information : Updated part numbers. Updated to new template. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.