

# TABLE OF CONTENTS

# Section

# <u>Page</u>

1. System Overview         2. Typical Connection Diagram         3. Absolute Maximum Ratings         4. Electrical Characteristics         5. Pinout and Package Definitions	6 8 9
6. Functional Description	
6.1. Overview	8
6.2. Reset Initialization	8
6.3. Interrupt Request Signal1	8
6.4. Clocking Options	
6.5. LED Control	
6.6. Sending and Receiving Packets2	
7. Internal Memory and Registers	
7.1. Random Access to RAM Transmit and Receive Buffers	
7.2. Internal Registers	
8. Interrupt Sources	
9. Reset Sources	
9.1. Power-On Reset	
9.2. Power-fail	
9.3. Oscillator-Fail Reset	-
9.4. External Pin Reset	
9.5. Software Reset	
9.6. Determining the Source of the Last Reset	
9.7. De-Selecting Interrupt Sources	
10. Power Modes	
10.1. Normal Mode	
10.2. Link Detection Mode	
10.3. Memory Mode	
10.4. Shutdown Mode	
10.5. Disabling Secondary Device Functions	
11. Transmit Interface	
11.1. Overview	••
11.2. Transmitting a Packet	
11.3. Overriding Transmit Configuration Options	
11.4. Transmit Buffer and AutoWrite Interface4	
11.5. Transmit Status and Control Registers	
12. Receive Interface	
12.1. Overview	
12.2. Reading a Packet Using the Autoread Interface	
12.3. Timing and Buffer Overflow Considerations	8
12.4. Initializing the Receive Buffer, Filter and Hash Table	9



12.5. Receive Status and Control Registers	0
12.6. Advanced Receive Buffer Operation	6
12.7. Receive Buffer Advanced Status and Control Registers	7
13. Flash Memory	3
13.1. Programming the Flash Memory	3
13.2. Reading the Flash Memory	4
13.3. Flash Access Registers	5
14. Media Access Controller (MAC)7	8
14.1. Initializing the MAC	8
14.2. Accessing the Indirect MAC Registers7	8
14.3. Indirect MAC Register Descriptions8	0
15. Physical Layer (PHY)8	8
15.1. Auto-Negotiation and Duplex Mode	8
15.2. Auto-Negotiation Synchronization	8
15.3. Loopback Mode	9
15.4. Link Integrity Function	
15.5. Receiver Smart Squelch and Automatic Polarity Correction	
15.6. Transmitter Jabber Function	9
15.7. Initializing the Physical Layer9	0
16. Parallel Interface	
16.1. Non-Multiplexed Intel Format9	
16.2. Multiplexed Intel Format9	
16.3. Non-Multiplexed Motorola Format10	
16.4. Multiplexed Motorola Format10	
17. Revision-Specific Behavior	
17.1. Revision Identification	
17.2. MAC Address Filtering10	
Document Change List	6



# 1. System Overview

The CP2200/1 is a single-chip Ethernet controller containing an integrated IEEE 802.3 Ethernet Media Access Controller (MAC), 10BASE-T Physical Layer (PHY), and 8 kB Non-Volatile Flash Memory available in a compact 5 x 5 mm QFN-28 package (sometimes called "MLF" or "MLP") and a 48-pin TQFP package. The CP2200/1 can add Ethernet connectivity to any microcontroller or host processor with 11 or more Port I/O pins. The 8-bit parallel interface bus supports both Intel and Motorola bus formats in multiplexed and non-multiplexed mode. The data transfer rate in non-multiplexed mode can exceed 30 Mbps.

The on-chip Flash memory may be used to store user constants, web server content, or as general purpose nonvolatile memory. The Flash is factory preprogrammed with a unique 48-bit MAC address stored in the last six memory locations. Having a unique MAC address stored in the CP2200/1 often removes the serialization step from the product manufacturing process of most embedded systems.


The CP2200/1 has four power modes with varying levels of functionality that allow the host processor to manage the overall system power consumption. The optional interrupt pin also allows the host to enter a "sleep" mode and awaken when a packet is received or when the CP2200/1 is plugged into a network. Auto-negotiation allows the device to automatically detect the most efficient duplex mode (half/full duplex) supported by the network.

The Ethernet Development Kit (Ethernet-DK) bundles a C8051F120 MCU Target Board, CP2200 Ethernet Development Board (AB4), the Silicon Laboratories IDE, all necessary debug hardware, and a TCP/IP Configuration Wizard. The Ethernet Development Kit includes all hardware, software, and examples necessary to design an embedded system using the CP2200. The CP2200 Ethernet Development Board is also compatible with the C8051F020TB and C8051F340TB. Individual target boards may be purchased online by visiting www.silabs.com.



# 2. Typical Connection Diagram


Figure 2 and Figure 3 show typical connection diagrams for the 48-pin CP2200 and 28-pin CP2201.




**Note:** The CP220x should be placed within 1 inch of the transformer for optimal performance.

#### Figure 2. Typical Connection Diagram (Non-Multiplexed)





**Note:** The CP220x should be placed within 1 inch of the transformer for optimal performance.





# 3. Absolute Maximum Ratings

# Table 1. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Max	Units	
Ambient temperature under bias		-55	—	125	°C	
Storage Temperature		-65	—	150	°C	
Voltage on any I/O Pin or RST with respect to GND		-0.3		5.8	V	
Voltage on $V_{DD}$ with respect to GND		-0.3	—	4.2	V	
Maximum Total current through V <sub>DD</sub> and GND		—	—	500	mA	
Maximum output current sunk by RST or any I/O pin				100	mA	
<b>Note:</b> Stresses above those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the devices at or exceeding the conditions in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.						



# 4. Electrical Characteristics

#### **Table 2. Global DC Electrical Characteristics**

 $V_{DD}$  = 3.1 to 3.6 V, –40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Supply Voltage		3.1	3.3	3.6	V
Supply Current in Normal Mode (Transmitting)	V <sub>DD</sub> = 3.3 V	—	75	155	mA
Supply Current in Normal Mode (No Network Traffic)	V <sub>DD</sub> = 3.3 V		60		mA
Supply Current with Transmitter and Receiver Disabled (Memory Mode)	V <sub>DD</sub> = 3.3 V		47		mA
Supply Current in Reset	V <sub>DD</sub> = 3.3 V	—	15		mA
Supply Current in Shutdown Mode	V <sub>DD</sub> = 3.3 V	—	6.5	—	mA
Specified Operating Temperature Range		-40	—	+85	°C

#### Table 3. Digital I/O DC Electrical Characteristics

 $V_{DD}$  = 3.1 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	UNITS
Output High Voltage (V <sub>OH</sub> )	I <sub>OH</sub> = –3 mA	V <sub>DD</sub> – 0.7		_	V
	I <sub>OH</sub> = −10 μA	V <sub>DD</sub> – 0.1	—		
	I <sub>OH</sub> = -10 mA	—	V <sub>DD</sub> – 0.8	—	
Output Low Voltage (V <sub>OL</sub> )	l <sub>OL</sub> = 8.5 mA	_	_	0.6	V
	I <sub>OL</sub> = 10 μA	_	_	0.1	
	$I_{OL} = 25 \text{ mA}$		1.0	—	
Input High Voltage (V <sub>IH</sub> )		2.0	_	_	V
Input Low Voltage (V <sub>IL</sub> )		_	_	0.8	V
Input Leakage Current		_	25	50	μA



# 5. Pinout and Package Definitions

Name	Name Pin Numbers		Туре	Description
	48-pin	28-pin	-	
AV+	5	3	Power In	3.1–3.6 V Analog Power Supply Voltage Input.
AGND	4	2		Analog Ground
V <sub>DD1</sub>	13	8	Power In	3.1–3.6 V Digital Power Supply Voltage Input.
DGND1	14	9		Digital Ground
V <sub>DD2</sub>	30	19	Power In	3.1–3.6 V Digital Power Supply Voltage Input.
DGND2	31	20		Digital Ground
RST	15	10	D I/O	Device Reset. Open-drain output of internal POR and $V_{DD}$ monitor. An external source can initiate a system reset by driving this pin low for at least 15 $\mu$ s.
LINK	3*	_	D Out	Link LED. Push-pull output driven high when valid 10BASE-T link pulses are detected (Link Good) and driven low when valid 10BASE-T link pulses are not detected (Link Fail).
ACT	2*	_	D Out	Activity LED. Push-pull output driven high for 50 ms when any packet is transmitted or received and driven low all other times.
LA	_	1*	D Out	Link or Activity LED. Push-pull output driven high when valid link pulses are detected (Link Good) and driven low otherwise (Link Fail). The output is toggled for each packet transmitted or received, then returns to its original state after 50 ms.
XTAL1	46	28	A In	Crystal Input. This pin is the return for the external oscillator driver. This pin can be overdriven by an external CMOS clock.
XTAL2	45*	27*	A Out	Crystal Output. This pin is the excitation driver for a quartz crystal.
TX+	9	6	A Out	10BASE-T Transmit, Differential Output (Positive).
TX–	10	7	A Out	10BASE-T Transmit, Differential Output (Negative).
RX+	7	5	A In	10BASE-T Receive, Differential Input (Positive).
RX–	6	4	A In	10BASE-T Receive, Differential Input (Negative).
MOTEN	43	26	D In	Motorola Bus Format Enable. This pin should be tied directly to $V_{DD}$ for Motorola bus format or directly to GND for Intel bus format.
MUXEN	44		D In	Multiplexed Bus Enable. This pin should be tied directly to $V_{DD}$ for multiplexed bus mode or directly to GND for non-multiplexed bus mode.
INT	42	25	D Out	Interrupt Service Request. This pin provides notification to the host.
Note: Pins ca	an be left ur	nconnected	l when not u	ised.


Table 4. CP2200/1 Pin Definitions



Name Pin Numbers			Туре	Description
	48-pin	28-pin		
CS	41	24	D In	Device Chip Select.
RD/(DS)	39	22	D In	Read Strobe (Intel Mode) or Data Strobe (Motorola Mode)
$\overline{WR}/(R/\overline{W})$	40	23	D In	Write Strobe (Intel Mode) or Read/Write Strobe (Motorola Mode)
D0/AD0	16	11	D I/O	Bit 0, Non-Multiplexed Data Bus or Multiplexed Address/Data Bus
D1/AD1	17	12	D I/O	Bit 1, Non-Multiplexed Data Bus or Multiplexed Address/Data Bus
D2/AD2	18	13	D I/O	Bit 2, Non-Multiplexed Data Bus or Multiplexed Address/Data Bus
D3/AD3	19	14	D I/O	Bit 3, Non-Multiplexed Data Bus or Multiplexed Address/Data Bus
D4/AD4	20	15	D I/O	Bit 4, Non-Multiplexed Data Bus or Multiplexed Address/Data Bus
D5/AD5	21	16	D I/O	Bit 5, Non-Multiplexed Data Bus or Multiplexed Address/Data Bus
D6/AD6	22	17	D I/O	Bit 6, Non-Multiplexed Data Bus or Multiplexed Address/Data Bus
D7/AD7	23	18	D I/O	Bit 7, Non-Multiplexed Data Bus or Multiplexed Address/Data Bus
A0	27*		D In	Bit 0, Non-Multiplexed Address Bus
A1	28*	_	D In	Bit 1, Non-Multiplexed Address Bus
A2	29*		D In	Bit 2, Non-Multiplexed Address Bus
A3/ALE/(AS)	32		D In	Bit 3, Non-Multiplexed Address Bus ALE Strobe (Multiplexed Intel Mode) Address Strobe (Multiplexed Motorola Mode)
ALE/(AS)	—	21	D In	ALE Strobe (Intel Mode) Address Strobe (Motorola Mode)
A4	33*	_	D In	Bit 4, Parallel Interface Non-Multiplexed Address Bus
A5	34*		D In	Bit 5, Parallel Interface Non-Multiplexed Address Bus
A6	37*	_	D In	Bit 6, Parallel Interface Non-Multiplexed Address Bus
A7	38*	_	D In	Bit 7, Parallel Interface Non-Multiplexed Address Bus
NC	1, 8, 11,12 24–26 35,36 47, 48			These pins should be left unconnected or tied to V <sub>DD</sub> .

#### Table 4. CP2200/1 Pin Definitions (Continued)










Figure 5. 48-pin TQFP Package Dimensions







Figure 6. QFN-28 Pinout Diagram (Top View)






#### Table 6. QFN-28 Package Dimensions

		MM	
	Min	Тур	Max
А	0.80	0.90	1.00
A1	0	0.02	0.05
A2	0	0.65	1.00
A3		0.25	
b	0.18	0.23	0.30
D		5.00	
D2	2.90	3.15	3.35
E	_	5.00	_
E2	2.90	3.15	3.35
е		0.5	
L	0.45	0.55	0.65
Ν		28	
ND	_	7	_
NE	_	7	_
R	0.09		
AA	—	0.435	
BB	_	0.435	
CC	_	0.18	
DD	_	0.18	—







Top View

Figure 8. Typical QFN-28 Landing Diagram



# CP2200/1

Top View




Figure 9. Typical QFN-28 Solder Paste Diagram



# 6. Functional Description

#### 6.1. Overview

In most systems, the CP2200/1 is used for transmitting and receiving Ethernet packets, non-volatile data storage, and controlling Link and Activity LEDs. The device is controlled using direct and indirect internal registers accessible through the parallel host interface. All digital pins on the device are 5 V tolerant.

#### 6.2. Reset Initialization

After every CP2200/1 reset, the following initialization procedure is recommended to ensure proper device operation:

- Step 1: Wait for the reset pin to rise. This step takes the longest during a power-on reset.
- Step 2: Wait for Oscillator Initialization to complete. The host processor will receive notification through the interrupt request signal once the oscillator has stabilized.
- Step 3: Wait for Self Initialization to complete. The INT0 interrupt status register on page 31 should be checked to determine when Self Initialization completes.
- Step 4: Disable interrupts (using INT0EN and INT1EN on page 33 and page 36) for events that will not be monitored or handled by the host processor. By default, all interrupts are enabled after every reset.
- Step 5: Initialize the physical layer. See "15.7. Initializing the Physical Layer" on page 90 for a detailed physical layer initialization procedure.
- Step 6: Enable the desired Activity, Link, or Activity/Link LEDs using the IOPWR register on page 45.
- Step 7: Initialize the media access controller (MAC). See "14.1. Initializing the MAC" on page 78 for a detailed MAC initialization procedure.
- Step 8: Configure the receive filter. See "12.4. Initializing the Receive Buffer, Filter and Hash Table" on page 59 for a detailed initialization procedure.
- Step 9: The CP2200/1 is ready to transmit and receive packets.

#### 6.3. Interrupt Request Signal

The CP2200/1 has an interrupt request signal (INT) that can be used to notify the host processor of pending interrupts. The INT signal is asserted upon detection of any enabled interrupt event. Host processors that cannot dedicate a port pin to the INT signal can periodically poll the interrupt status registers to see if any interrupt generating events have occurred. If the /INT signal is not used, pending interrupts such a Receive FIFO Full must still be serviced.

The 14 interrupt sources are listed below. Interrupts are enabled on reset and can be disabled by software. Pending interrupts can be cleared (allowing the INT signal to de-assert) by reading the self-clearing interrupt registers. See "8. Interrupt Sources" on page 30 for a complete description of the CP2200/1 interrupts.

- End of Packet Reached
- Receive FIFO Empty
- Receive FIFO Full
- Oscillator Initialization Complete
- Self Initialization Complete
- Flash Write/Erase Complete
- Packet Transmitted

- Packet Received
- "Wake-on-LAN" Wakeup Event
- Link Status Changed
- Jabber Detected
- Auto-Negotiation Failed
- Remote Fault Notification
- Auto-Negotiation Complete



18

#### 6.4. Clocking Options

The CP2200/1 can be clocked from an external parallel-mode crystal oscillator or CMOS clock. Figure 10 and Figure 11 show typical connections for both clock source types. If a crystal oscillator is chosen to clock the device, the crystal is started once the device is released from reset and remains on until the device reenters the reset state or loses power.





Figure 10. Crystal Oscillator Example

**Important note on external crystals:** Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with a ground plane from any other traces that could introduce noise or interference.



#### Figure 11. External CMOS Clock Example

Table 7 lists the clocking requirements of the CP2200/1 when using a crystal oscillator or CMOS clock. Table 8 shows the electrical characteristics of the XTAL1 pin. These characteristics are useful when selecting an external CMOS clock.



#### Table 7. Clocking Requirements

 $V_{DD}$  = 3.1 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	UNITS
Frequency			20		MHz
Frequency Error				±50	ppm
Duty Cycle		45	50	55	%

# Table 8. Input Clock Pin (XTAL1) DC Electrical Characteristics $V_{DD}$ = 3.1 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	UNITS
XTAL1 Input Low Voltage		_		0.7	V
XTAL1 Input High Voltage		2.0			V



## 6.5. LED Control

The CP2200/1 can be used to control link status and activity LEDs. The CP2200 (48-pin TQFP) has two push-pull LED drivers that can source up to 10 mA each. The CP2201 (28-pin QFN) has a single push-pull LED driver that turns the LED on or off based on the link status and blinks the LED when activity is detected on a good link. Table 9 shows the function of the LED signals available on the CP2200/1.

Signal	Device	Description
LINK	CP2200	Asserted when valid link pulses are detected.
ACT	CP2200	Asserted for 50 ms for each packet transmitted or received.
LA	CP2201	Asserted when valid link pulses are detected and toggled for 50 ms for each packet transmitted or received.

#### Table 9. LED Control Signals

Figure 12 shows a typical LED connection for the CP2200. The CP2201 uses an identical connection for the LA (link/activity) pin. The LED drivers are enabled and disabled using the IOPWR register on page 45.




Figure 12. LED Control Example (CP2200)



#### 6.6. Sending and Receiving Packets

After reset initialization is complete, the CP2200/1 is ready to send and receive packets. Packets are sent by loading data into the transmit buffer using the AutoWrite register and writing '1' to TXGO. See "11.2. Transmitting a Packet" on page 48 for detailed information on how to transmit a packet using the transmit interface. A Packet Transmitted interrupt will be generated once transmission is complete.

Packet reception occurs automatically when reception is enabled in the MAC and the receive buffer is not full. Once a packet is received, the host processor is notified by generating a Packet Received interrupt. The host may read the packet using the AutoRead interface. See "12.2. Reading a Packet Using the Autoread Interface" on page 58 and "12.4. Initializing the Receive Buffer, Filter and Hash Table" on page 59 for additional information on using and initializing the receive interface.



## 7. Internal Memory and Registers

The CP2200/1 is controlled through direct and indirect registers accessible through the parallel host interface. The host interface provides an 8-bit address space, of which there are 114 valid direct register locations (see Table 11 on page 25). All remaining addresses in the memory space are reserved and should not be read or written. The direct registers provide access to the RAM buffers, Flash memory, indirect MAC configuration registers, and other status and control registers for various device functions.

Figure 13 shows the RAM and Flash memory organization. The transmit and receive RAM buffers share the same address space and are both accessed using the RAMADDRH:RAMADDRL pointer. Each of the buffers has a dedicated data register. The Flash memory has a separate address space and a dedicated address pointer and data register. See "13. Flash Memory" on page 73 for detailed information on how to read and write to Flash.

Transmit Buffer (2K) 0x0000 – 0x07FF	Receive Buffer (4K) 0x0000 – 0x0FFF		Flash Memory (8K) 0x0000 – 0x1FFF	
	RAMADDRH:RAMADDRL-	FLA	SHADDRH:FLASHADDR	L
Figu	ire 13. RAM Buffers and I	Flash Memory Or	ganization	

#### 7.1. Random Access to RAM Transmit and Receive Buffers

The most common and most efficient methods for accessing the transmit and receive buffers are the AutoWrite and AutoRead interfaces. These interfaces allow entire packets to be written or read at a time. In very few cases, the transmit and receive buffers may need to be accessed randomly. An example of this is a system in which a specific byte in the packet is checked to determine whether to read the packet or discard it. The following procedure can be used to read or write data to either RAM buffer:

Step 1: Write the address of the target byte to RAMADDRH:RAMADDRL.

#### Step 2: Transmit Buffer:

Read or write 8-bit data to RAMTXDATA to read or write from the target byte in the transmit buffer.


#### **Receive Buffer:**

Read or write 8-bit data to RAMRXDATA to read or write from the target byte in the receive buffer.


**Note:** Reads and writes of the RAM buffers using the random access method are independent of the AutoRead and AutoWrite interfaces. Each of the interfaces has a dedicated set of address and data registers. See "11.2. Transmitting a Packet" on page 48 and "12.2. Reading a Packet Using the Autoread Interface" on page 58 for additional information about the AutoRead and AutoWrite interfaces.









#### Register 2. RAMADDRL: RAM Address Pointer Low Byte



## Register 3. RAMTXDATA: RAM Transmit Buffer Data Register



## Register 4. RAMRXDATA: RAM Receive Buffer Data Register





#### 7.2. Internal Registers

The CP2200/1 has 114 direct internal registers and 9 indirect registers. The registers are grouped into ten categories based on function. Table 10 lists the register groups and provides links to the detailed register descriptions for each group. Table 11 lists all direct registers available on the device.

RAM Access Registers	Section 7.1 on page 23
Interrupt Status and Control Registers	Section 8 on page 30
Reset Source Registers	Section 9 on page 37
Power Mode Registers	Section 10 on page 43
Transmit Status and Control Registers	Section 11.5 on page 49
Receive Interface Status and Control Registers	Section 12.5 on page 60
Receive Buffer Status and Control Registers	Section 12.7 on page 67
FLASH Access Registers	Section 13.3 on page 75
MAC Access Registers	Section 14.2 on page 78
MAC Indirect Registers	Section 14.3 on page 80
PHY Status and Control Registers	Section 15 on page 88

#### Table 10. CP2200/1 Register Groups

#### Table 11. Direct Registers

Register	Address	Description	Page No.
CPADDRH	0x21	Current RX Packet Address High Byte	page 65
CPADDRL	0x22	Current RX Packet Address Low Byte	page 65
CPINFOH	0x1D	Current RX Packet Information High Byte	page 63
CPINFOL	0x1E	Current RX Packet Information Low Byte	page 64
CPLENH	0x1F	Current RX Packet Length High Byte	page 64
CPLENL	0x20	Current RX Packet Length Low Byte	page 64
CPTLB	0x1A	Current RX Packet TLB Number	page 67
FLASHADDRH	0x69	Flash Address Pointer High Byte	page 76
FLASHADDRL	0x68	Flash Address Pointer Low Byte	page 76
FLASHAUTORD	0x05	Flash AutoRead w/ increment	page 77
FLASHDATA	0x06	Flash Read/Write Data Register	page 77
FLASHERASE	0x6A	Flash Erase	page 77
FLASHKEY	0x67	Flash Lock and Key	page 76
FLASHSTA	0x7B	Flash Status	page 75



#### Table 11. Direct Registers

Register	Address	Description	Page No.
INT0	0x63	Interrupt Status Register 0 (Self-Clearing)	page 31
<b>INTOEN</b>	0x64	Interrupt Enable Register 0	page 33
INT0RD	0x76	Interrupt Status Register 0 (Read-Only)	page 32
INT1	0x7F	Interrupt Status Register 1 (Self-Clearing)	page 34
INT1EN	0x7D	Interrupt Enable Register 1	page 36
INT1RD	0x7E	Interrupt Status Register 1 (Read-Only)	page 35
IOPWR	0x70	Port Input/Output Power	page 45
MACADDR	0x0A	MAC Address Pointer	page 79
MACDATAH	0x0B	MAC Data Register High Byte	page 79
MACDATAL	0x0C	MAC Data Register Low Byte	page 79
MACRW	0x0D	MAC Read/Write Initiate	page 79
OSCPWR	0x7C	Oscillator Power	page 46
PHYCF	0x79	Physical Layer Configuration	page 92
PHYCN	0x78	Physical Layer Control	page 91
PHYSTA	0x80	Physical Layer Status	page 93
RAMADDRH	0x08	RAM Address Pointer High Byte	page 24
RAMADDRL	0x09	RAM Address Pointer Low Byte	page 24
RAMRXDATA	0x02	RXFIFO RAM Data Register	page 24
RAMTXDATA	0x04	TXBUFF RAM Data Register	page 24
RSTEN	0x72	Reset Enable Register	page 42
RSTSTA	0x73	Reset Source Status Register	page 41
RXAUTORD	0x01	RXFIFO AutoRead w/ increment	page 62
RXCN	0x11	Receive Control	page 61
RXFIFOHEADH	0x17	Receive Buffer Head Pointer High Byte	page 71
RXFIFOHEADL	0x18	Receive Buffer Head Pointer Low Byte	page 71
RXFIFOSTA	0x5B	Receive Buffer Status	page 72
RXFIFOTAILH	0x15	Receive Buffer Tail Pointer High Byte	page 71
RXFIFOTAILL	0x16	Receive Buffer Tail Pointer Low Byte	page 71
RXFILT	0x10	Receive Filter Configuration	page 62



#### Table 11. Direct Registers

Register	Address	Description	Page No.
RXHASHH	0x0E	Receive Hash Table High Byte	page 62
RXHASHL	0x0F	Receive Hash Table Low Byte	page 63
RXSTA	0x12	Receive Status	page 61
SWRST	0x75	Software Reset Register	page 40
TLB0ADDRH	0x27	TLB0 Address High Byte	page 70
TLB0ADDRL	0x28	TLB0 Address Low Byte	page 70
TLB0INFOH	0x23	TLB0 Information High Byte	page 68
TLB0INFOL	0x24	TLB0 Information Low Byte	page 69
TLB0LENH	0x25	TLB0 Length High Byte	page 69
TLB0LENL	0x26	TLB0 Length Low Byte	page 70
TLB1ADDRH	0x2D	TLB1 Address High Byte	page 70
TLB1ADDRL	0x2E	TLB1 Address Low Byte	page 70
TLB1INFOH	0x29	TLB1 Information High Byte	page 68
TLB1INFOL	0x2A	TLB1 Information Low Byte	page 69
TLB1LENH	0x2b	TLB1 Length High Byte	page 69
TLB1LENL	0x2C	TLB1 Length Low Byte	page 70
TLB2ADDRH	0x33	TLB2 Address High Byte	page 70
TLB2ADDRL	0x34	TLB2 Address Low Byte	page 70
TLB2INFOH	0x2F	TLB2 Information High Byte	page 68
TLB2INFOL	0x30	TLB2 Information Low Byte	page 69
TLB2LENH	0x31	TLB2 Length High Byte	page 69
TLB2LENL	0x32	TLB2 Length Low Byte	page 70
TLB3ADDRH	0x39	TLB3 Address High Byte	page 70
TLB3ADDRL	0x3A	TLB3 Address Low Byte	page 70
<b>TLB3INFOH</b>	0x35	TLB3 Information High Byte	page 68
TLB3INFOL	0x36	TLB3 Information Low Byte	page 69
TLB3LENH	0x37	TLB3 Length High Byte	page 69
<b>TLB3LENL</b>	0x38	TLB3 Length Low Byte	page 70
TLB4ADDRH	0x3F	TLB4 Address High Byte	page 70



#### Table 11. Direct Registers

Register	Address	Description	Page No.
TLB4ADDRL	0x40	TLB4 Address Low Byte	page 70
TLB4INFOH	0x3B	TLB4 Information High Byte	page 68
TLB4INFOL	0x3C	TLB4 Information Low Byte	page 69
TLB4LENH	0x3D	TLB4 Length High Byte	page 69
TLB4LENL	0x3E	TLB4 Length Low Byte	page 70
TLB5ADDRH	0x45	TLB5 Address High Byte	page 70
TLB5ADDRL	0x46	TLB5 Address Low Byte	page 70
TLB5INFOH	0x41	TLB5 Information High Byte	page 68
TLB5INFOL	0x42	TLB5 Information Low Byte	page 69
TLB5LENH	0x43	TLB5 Length High Byte	page 69
TLB5LENL	0x44	TLB5 Length Low Byte	page 70
TLB6ADDRH	0x4B	TLB6 Address High Byte	page 70
TLB6ADDRL	0x4C	TLB6 Address Low Byte	page 70
TLB6INFOH	0x47	TLB6 Information High Byte	page 68
TLB6INFOL	0x48	TLB6 Information Low Byte	page 69
TLB6LENH	0x49	TLB6 Length High Byte	page 69
TLB6LENL	0x4A	TLB6 Length Low Byte	page 70
TLB7ADDRH	0x51	TLB7 Address High Byte	page 70
TLB7ADDRL	0x52	TLB7 Address Low Byte	page 70
TLB7INFOH	0x4D	TLB7 Information High Byte	page 68
TLB7INFOL	0x4E	TLB7 Information Low Byte	page 69
TLB7LENH	0x4F	TLB7 Length High Byte	page 69
TLB7LENL	0x50	TLB7 Length Low Byte	page 70
TLBVALID	0x1C	TLB Valid Indicators	page 68
TXAUTOWR	0x03	Transmit Data AutoWrite	page 53
TXBUSY	0x54	Transmit Busy Indicator	page 51
TXCN	0x53	Transmit Control	page 51
TXENDH	0x57	Transmit Data Ending Address High Byte	page 53
TXENDL	0x58	Transmit Data Ending Address Low Byte	page 53



28

Table 11. D	irect Registers
-------------	-----------------

Register	Register Address Description		Page No.
TXPAUSEH	0x55	Transmit Pause High Byte	page 52
TXPAUSEL	0x56	Transmit Pause Low Byte	page 52
TXPWR	0x7A	Transmitter Power	page 46
TXSTA0	0x62	Transmit Status Vector 0	page 57
TXSTA1	0x61	Transmit Status Vector 1	page 56
TXSTA2	0x60	Transmit Status Vector 2	page 56
TXSTA3	0x5F	Transmit Status Vector 3	page 55
TXSTA4	0x5E	Transmit Status Vector 4	page 55
TXSTA5	0x5D	Transmit Status Vector 5	page 54
TXSTA6	0x5C	Transmit Status Vector 6	page 54
TXSTARTH	0x59	Transmit Data Starting Address High Byte	page 52
TXSTARTL	0x5A	Transmit Data Starting Address Low Byte	page 52
VDMCN	0x13	V <sub>DD</sub> Monitor Control Register	page 39



# 8. Interrupt Sources

The CP2200/1 can alert the host processor when any of the 14 interrupt source events listed in Table 12 triggers an interrupt. The CP2200/1 alerts the host by setting the appropriate flags in the interrupt status registers and driving the INT pin low. The INT pin will remain asserted until all interrupt flags for enabled interrupts have been cleared by the host. Interrupt flags are cleared by reading the self-clearing interrupt status registers, INT0 and INT1. Interrupts can be disabled by clearing the corresponding bits in INT0EN and INT1EN.

If the host processor does not utilize the INT pin, it can periodically read the interrupt status registers to determine if any interrupt-generating events have occurred. The INTORD and INT1RD read-only registers provide a method of checking for interrupts without clearing the interrupt status registers.

Event	Description	Pending Flag	Enable Flag
End of Packet	The last byte of a packet has been read from the receive buffer using the AutoRead interface.	INT0.7	INT0EN.7
Receive FIFO Empty	The last packet in the receive buffer has been unloaded or discarded.	INT0.6	INT0EN.6
Self Initialization Complete	The device is ready for Reset Initialization. See "6.2. Reset Initialization" on page 18.	INT0.5	INT0EN.5
Oscillator Initialization Complete	The external oscillator has stabilized.	INT0.4	INT0EN.4
Flash Write/Erase Complete	A Flash write or erase operation has completed.	INT0.3	INT0EN.3
Packet Transmitted	The transmit interface has transmitted a packet.	INT0.2	INT0EN.2
Receive FIFO Full	The receive buffer is full or the maximum number of packets has been exceeded. Decode the RXFIFOSTA status register to determine the receive buffer status.	INT0.1	INT0EN.1
Packet Received	A packet has been added to the receive buffer.	INT0.0	INT0EN.0
"Wake-on-LAN" Wakeup Event	The device has been connected to a network.	INT1.5	INT1EN.5
Link Status Changed	The device has been connected or disconnected from the network.	INT1.4	INT1EN.4
Jabber Detected	The transmit interface has detected and responded to a jabber condition. See IEEE 802.3 for more information about jabber conditions.	INT1.3	INT1EN.3
Auto-Negotiation Failed	An auto-negotiation attempt has failed. Software should check for a valid link and re-try auto-negotiation.	INT1.2	INT1EN.2
Reserved			
Auto-Negotiation Complete	An auto-negotiation attempt has completed. This inter- rupt only indicates completion, and not success. Occa- sionally, Auto-Negotiation attempts will not complete and/or fail; therefore, a 3 to 4 second timeout should be implemented. A successful auto-negotiation attempt is one that completes without failure.	INT1.0	INT1EN.0

#### Table 12. Interrupt Source Events



	RC	RC	RC	RC	RC	RC	Reset Value			
RXEINT	SELFINT	OSCINT	FLWEINT	TXINT	RXFINT	RXINT	0000000			
Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:			
0x63										
ng this regi	ister will cle	ar all INT0	interrupt flag	js.						
	d of Dookot	Interrupt E								
				sinco tho la	et time EO		cleared			
						INT Was				
				the last tim		was cleare	h			
			Simply Since			was cicare	<i>.</i>			
			te Interrupt	Flag						
					SELFINT wa	as cleared				
		•		rupt Flag						
					time OSCIN	VT was cle	ared.			
			•							
				ete Interrup	ot Flag					
A Flash w	rite or erase	operation	has not con	npleted sind	ce the last ti	me FLWE	INT was cleared.			
A Flash w	rite or erase	e operation	has comple	ted.						
XINT: Pack	et Transmit	ted Interrup	ot Flag							
A packet t	ransmissior	n has not co	ompleted sir	ice the last	time TXINT	was clea	red.			
A packet h	nas been tra	ansmitted.								
The receiv	/e FIFO has	s not been f	full since the	last time F	RXFINT was	cleared.				
			•							
•					e the last tin	ne RXINT	was cleared.			
A packet h	has been ac	ided to the	receive buff	er.						
	Bit6 DPINT: End The last b The last b The last b XEINT: Red The receiv The receiv Self Initial Self Initial SCINT: Os Oscillator Oscillator WEINT: Fl A Flash w (INT: Pack A packet t XFINT: Red The receiv XINT: Pack A packet t	Bit6 Bit5 mg this register will cle DPINT: End of Packet The last byte of a pac The last byte of a pac XEINT: Receive FIFO The receive FIFO has The receive FIFO is e ELFINT: Self Initialization Self Initialization has Self Initialization has SCINT: Oscillator Initialization Oscillator Initialization Oscillator Initialization WEINT: Flash Write/E A Flash write or erase (INT: Packet Transmit A packet transmission A packet has been trans XFINT: Receive FIFO The receive FIFO has The receive FIFO is further XINT: Packet Received A packet has not been	Bit6 Bit5 Bit4 Ing this register will clear all INT0 DPINT: End of Packet Interrupt Fl The last byte of a packet has not The last byte of a packet has beacher XEINT: Receive FIFO Empty Internet The receive FIFO has not been of The receive FIFO is empty. ELFINT: Self Initialization Comple Self Initialization has not comple Self Initialization has completed. SCINT: Oscillator Initialization has not comple WEINT: Flash Write/Erase Operation A Flash write or erase operation KINT: Packet Transmitted Interrup A packet transmission has not comple A packet has been transmitted. XFINT: Receive FIFO Full Interrup The receive FIFO has not been for The receive FIFO is full. XINT: Packet Received Interrupt I A packet has not been added to	Bit6Bit5Bit4Bit3ng this register will clear all INT0 interrupt flagDPINT: End of Packet Interrupt FlagThe last byte of a packet has not been read.XEINT: Receive FIFO Empty Interrupt FlagThe receive FIFO has not been empty sinceThe receive FIFO is empty.ELFINT: Self Initialization Complete Interrupt ISelf Initialization has not completed since theSelf Initialization has not completed since theSelf Initialization has not completed since theSelf Initialization has not completed sinceMEINT: Flash Write/Erase Operation CompletedA Flash write or erase operation has not completed sinceA Flash write or erase operation has not completed sinceA packet transmission has not completed sinceKINT: Packet Transmitted Interrupt FlagA packet has been transmitted.XFINT: Receive FIFO Full Interrupt FlagThe receive FIFO has not been full since theThe receive FIFO is full.XINT: Packet Received Interrupt FlagA packet has not been full since theThe receive FIFO is full.XINT: Packet Received Interrupt FlagA packet has not been added to the receive	Bit6Bit5Bit4Bit3Bit2Ing this register will clear all INT0 interrupt flags.DPINT: End of Packet Interrupt FlagThe last byte of a packet has not been read since the laThe last byte of a packet has been read.XEINT: Receive FIFO Empty Interrupt FlagThe receive FIFO has not been empty since the last timeThe receive FIFO is empty.ELFINT: Self Initialization Complete Interrupt FlagSelf Initialization has not completed since the last timeSelf Initialization has not completed since the lastScillator Initialization has not completed since the lastOscillator Initialization has not completed since the lastOscillator Initialization has not completed since the lastA Flash write or erase operation Complete InterruptA Flash write or erase operation has not completed sinceA Flash write or erase operation has completed.KINT: Packet Transmitted Interrupt FlagA packet transmission has not completed since the lastA packet transmission has not completed since the lastA packet has been transmitted.XFINT: Receive FIFO Full Interrupt FlagThe receive FIFO has not been full since the last time FThe receive FIFO is full.XINT: Packet Received Interrupt Flag	Bit6       Bit5       Bit4       Bit3       Bit2       Bit1         Ing this register will clear all INT0 interrupt flags.         DPINT: End of Packet Interrupt Flag         The last byte of a packet has not been read since the last time EOI         The last byte of a packet has been read.         XEINT: Receive FIFO Empty Interrupt Flag         The receive FIFO has not been empty since the last time RXEINT         The receive FIFO is empty.         ELFINT: Self Initialization Complete Interrupt Flag         Self Initialization has not completed since the last time SELFINT was         Self Initialization has not completed since the last time OSCIN         Oscillator Initialization has not completed since the last time OSCIN         Oscillator Initialization has not completed since the last time OSCIN         Oscillator Initialization has completed.         WEINT: Flash Write/Erase Operation Complete Interrupt Flag         A Flash write or erase operation has not completed since the last time OSCIN         Oscillator Initialization has not completed.         KINT: Packet Transmitted Interrupt Flag         A packet transmission has not completed since the last time TXINT         A packet transmission has not completed since the last time TXINT         A packet has been transmitted.         KINT: Receive FIFO Full Interrupt Flag         The receive FIFO has not been full since	Bit6       Bit5       Bit4       Bit3       Bit2       Bit1       Bit0         Ing this register will clear all INT0 interrupt flags.         DPINT: End of Packet Interrupt Flag         The last byte of a packet has not been read since the last time EOPINT was of the last byte of a packet has been read.         XEINT: Receive FIFO Empty Interrupt Flag         The receive FIFO is empty.         ELFINT: Self Initialization Complete Interrupt Flag         Self Initialization has not completed since the last time SELFINT was cleared         Self Initialization has not completed since the last time OSCINT was cleared         Self Initialization has not completed since the last time OSCINT was cleared         Secillator Initialization has not completed since the last time OSCINT was cleared         Oscillator Initialization has not completed.         WEINT: Flash Write/Erase Operation Complete Interrupt Flag         A Flash write or erase operation has not completed since the last time FLWE         A Flash write or erase operation has not completed.         KINT: Packet Transmitted Interrupt Flag         A packet transmission has not completed since the last time TXINT was cleared.         KFINT: Receive FIFO Full Interrupt Flag         The receive FIFO has not been full since the last time RXFINT was cleared.         KINT: Receive FIFO has not been full since the last time RXFINT was cleared.         The receive FIFO is fu			

## Register 5. INT0: Interrupt Status Register 0 (Self-Clearing)



Register 6. INT0RD	: Interrupt Status	Register 0 (Read-Only)
--------------------	--------------------	------------------------

R	R	R	R	R	R	R	R	Reset Value
EOPINT	R RXEINTR	SELFINTR	OSCINTR	FLWEINTR	TXINTR	RXFINTR	RXINTR	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x76
Note: Re	eading this regi	ster will not o	clear INT0	interrupt flag	JS.			
Bit 7:	EOPINTR: E	nd of Packet	Read-Only	y Interrupt F	lag			
	0: The last by	/te of a pack	et has not	been read s	ince the las	st time EOPI	F was clea	ared.
	1: The last by	/te of a pack	et has bee	n read.				
Bit 6:	RXEINTR: R	eceive FIFO	Empty Rea	ad-Only Inte	rrupt Flag			
	0: The receiv	e FIFO has i	not been ei	mpty since t	he last time	e RXFIFOE	was cleare	ed.
	1: The receiv	e FIFO is en	npty.	-				
Bit 5:	SELFINTR: S	Self Initializat	ion Comple	ete Read-Or	nly Interrup	t Flag		
	0: Self Initiali	zation has no	ot complete	ed since the	last time S	ELFINT was	s cleared.	
	1: Self Initiali	zation has co	ompleted.					
Bit 4:	OSCINTR: O	scillator Initia	alization Co	omplete Rea	d-Only Inte	errupt Flag		
	0: Oscillator I						r was clea	red.
	1: Oscillator I	nitialization	has comple	eted.				
Bit 3:	FLWEINTR: I		•		lete Read-	Only Interrup	ot Flag	
	0: A Flash wr	ite or erase	operation h	ias not com	pleted since	e the last tim	ne FLWEIN	IT was cleared.
	1: A Flash wr		•					
Bit 2:	TXINTR: Pac							
	0: A packet tr				•	time TXINT	was cleare	d.
	1: A packet h			•				
Bit 1:	RXFINTR: R			Only Interru	pt Flag			
	0: The receiv					XFINT was o	cleared.	
	1: The receiv							
Bit 0:	RXINTR: Pad			ly Interrupt	Flag			
	0: A packet h				•	the last time	RXINT w	as cleared.
	1: A packet h							



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EEOPIN	TERXEINT	ESELFINT	EOSCINT	EFLWEINT	ETXINT	ERXFINT	ERXINT	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x64
Bit 7:	EEOPINT: E			terrupt				
	0: Disable E							
		nd of Packet	•					
Bit 6:		nable Recei			ot			
	0: Disable R							
		eceive FIFO						
Bit 5:		Enable Self			nterrupt			
	0: Disable S			•				
		elf Initializati	•	•				
Bit 4:		Enable Oscill				pt		
	0: Disable C	Scillator Initi	alization Co	omplete Inte	rrupt.			
	1: Enable O	scillator Initia	alization Co	mplete Inter	rupt.			
Bit 3:	EFLWEINT:	<b>Enable Flas</b>	h Write/Era	ase Operatio	n Complete	e Interrupt		
	0: Disable F	lash Write/E	rase Opera	ation Comple	te Interrup	t.		
	1: Enable Fl	ash Write/Er	ase Opera	tion Complet	te Interrupt			
Bit 2:	ETXINT: En	able Packet	Transmitte	d Interrupt				
	0: Disable P	acket Trans	mitted Inter	rupt.				
	1: Enable Pa	acket Transr	nitted Interi	rupt.				
Bit 1:	ERXFINT: E	nable Recei	ve FIFO Fu	Ill Interrupt				
	0: Disable R	eceive FIFC	Full Interr	upt.				
		eceive FIFO		•				
Bit 0:		able Packet		•				
	0: Disable P							
		acket Receiv						

## Register 7. INT0EN: Interrupt Enable Register 0



<b>Register 8</b>	. INT1: Int	errupt Status	Register 1	(Self-Clearing)
-------------------	-------------	---------------	------------	-----------------

-	<b>5</b> 4 4	5.0		2.0	5.2			5	
R/W	R/W	RC	RC	RC	RC	RC	RC	Reset Value	
—	—	WAKEINT	LINKINT	JABINT	Reserved	RFINT	ANCINT	0000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:	
								0x7F	
Note: Rea	ading this reg	ister will clea	ar all INT1	interrupt fla	ags.				
Bits 7–6:	UNUSED. R	ead = 00b. V	Write = dor	i't care.					
Bit 5:	WAKEINT: "	,							
					twork since	the last tim	e WAKEIN	T was cleared.	
	1: The devic	e has been	connected	to a netwo	rk since the	last time W	/AKEINT w	as cleared.	
Bit 4:	LINKINT: Lir	nk Status Ch	anged Inte	rrupt Flag					
	0: The link s	tatus has no	t changed	since the la	ast time LINF	KINT was c	leared.		
	1: The link s	tatus has ch	anged (dev	vice has be	en connecte	ed or remov	ed from a	network).	
Bit 3:	JABINT: Jab	ber Detecte	d Interrupt	Flag					
	0: A jabber o				nce the last	time JABIN	VT was clea	ared.	
	1: A jabber o								
Bit 2:	ANFINT: Aut								
	0: Auto-Negotiation has not failed since the last time ANFINT was cleared.								
54.4	1: Auto-Negotiation has failed.								
-	Bit 1: Reserved: Read = 0.								
Bit 0:	Bit 0: ANCINT: Auto-Negotiation Complete Interrupt								
	0: Auto-Negotiation has not completed since the last time ANCINT was cleared.								
	1: Auto-Negotiation has completed.								



R/W	R/W	R	R	R	R	R	R	Reset Value
—	—	WAKEINTR	LINKINTR	JABINTR	ANFINTR	Reserved	ANCINTR	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x7E
Note: Rea	ading this reg	gister will not o	clear INT1 in	nterrupt flag	gs.			
Bits 7–6:	UNUSED. F	Read = 00b, W	/rite = don't	care.				
Bit 5:		: "Wake-on-La			ot Flag			
	0: The devic	ce has not bee	en connecte	ed to a netv	vork since th	ne last time	WAKEINT	was cleared.
	1: The devic	ce has been c	onnected to	a network	since the la	ast time WA	KEINT was	s cleared.
Bit 4:		Link Status Cl	-	•	• •			
		status has not						
DV A		tatus has cha	<b>U</b> (			or remove	d from a ne	etwork).
Bit 3:		abber Detecte		• •	-			l
	•	condition has			ce the last ti	me JABIN I	was clear	ea.
Bit 2:	<ol> <li>A jabber condition has been detected.</li> <li>ANFINTR: Auto-Negotiation Failed Read-Only Interrupt Flag</li> </ol>							
Dit Z.		otiation has n			•	•	red	
	-	otiation has fa					100.	
Bit 1:	Reserved: F							
Bit 0:	ANCINTR: Auto-Negotiation Complete Read-Only Interrupt Flag							
		otiation has n	•		• •	-	s cleared.	
	1: Auto-Neg	otiation has c	ompleted.					
	-		-					

## Register 9. INT1RD: Interrupt Status Register 1 (Read-Only)



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
			ELINKINT		EANFINT	Reserved	EANCINT	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:	
Diti	Bito	Bito	DII4	DIG	DILZ	DILI	Dito	0x7D	
								0,710	
Bits 7–6:	UNUSED. R	ead = 00b, W	/rite = don't	care.					
Bit 5:	EWAKEINT:	Enable "Wak	e-on-Lan" I	nterrupt					
	0: Disable "V	Nake-on-Lan'	'Interrupt.	•					
	1: Enable "W	Vake-on-Lan"	Interrupt.						
Bit 4:	ELINKINT: E	Enable Link St	atus Chang	ged Interrup	ot				
		ink Status Ch							
	1: Enable Li	nk Status Cha	anged Inter	rupt.					
Bit 3:		nable Jabber		•					
		abber Detecte							
		abber Detecte							
Bit 2:		nable Auto-N			upt				
		uto-Negotiatio							
		uto-Negotiatio		•					
Bit 1:	Reserved: Read = 0b. Must write 0b.								
Bit 0:	EANCINT: Enable Auto-Negotiation Complete Interrupt								
	0: Disable Auto-Negotiation Complete Interrupt.								
	1: Enable Auto-Negotiation Complete Interrupt.								

## Register 10. INT1EN: Interrupt Enable Register 1



# 9. Reset Sources

Reset circuitry allows the CP2200/1 to be easily placed in a predefined default condition. Upon entry to this reset state, the following events occur:

- All direct and indirect registers are initialized to their defined reset values.
- Digital pins (except /RST) are forced into a high impedance state with a weak pull-up to V<sub>DD</sub>.
- Analog pins (TX+/TX–, RX+/RX–) are forced into a high impedance state without a weak pull-up.
- The external oscillator is stopped and /RST driven low (except on a software reset).
- All interrupts are enabled.

The contents of the transmit and receive buffers are unaffected by a reset as long as the device has maintained sufficient supply voltage. However, since the buffer pointers are reset to their default values, the data is effectively lost unless the host processor has kept track of the starting address and length of each packet in the buffer.

The CP2200/1 has five reset sources that place the device in the reset state. The method of entry to the reset state determines the amount of time spent in reset and the behavior of the /RST pin. Each of the following reset sources is described in the following sections:

- Power-On
- Power-Fail
- Oscillator-Fail
- External /RST Pin
- Software Command

Upon exit from the reset state, the device automatically starts the external oscillator and waits for it to settle (this step is skipped on software reset). Once the crystal oscillator settles, the Oscillator Initialization Complete interrupt occurs (interrupt pin asserted), and the host processor may now access the internal registers to poll for the Self Initialization Complete Interrupt. If the host does not have access to the interrupt signal, it should wait approximately 1 ms after the rising edge of reset pin prior to polling the internal registers. Note that the reset pin could remain low up to 100 ms depending on the power supply ramp time.

The device is fully functional after the Self Initialization has completed. See "6.2. Reset Initialization" on page 18 for the recommended initialization procedure following a device reset.



# 9.1. Power-On Reset

During power-up, the CP2200/1 is held in the reset state, and the /RST pin is driven low until  $V_{DD}$  settles above VRST. A delay ( $T_{PORDelay}$ ) occurs between the time  $V_{DD}$  reaches VRST and the time the device is released from reset; the typical delay is 5 ms. Refer to Table 13 for the Electrical Characteristics of the power supply monitor circuit.




Figure 14. Reset Timing



# 9.2. Power-fail

When a power-down transition or power irregularity causes  $V_{DD}$  to drop below VRST, the power supply monitor will drive the /RST pin low and return the CP2200/1 to the reset state. When  $V_{DD}$  returns to a level above VRST, the CP2200/1 will be released from the reset state as shown in Figure 14.

The power supply monitor circuit ( $V_{DD}$  Monitor) is enabled and selected as a reset source by hardware following every power-on reset. To prevent the device from being held in reset when  $V_{DD}$  drops below VRST, the  $V_{DD}$  Monitor may be deselected as a reset source (see RSTEN on page 42) and disabled (see VDMCN on page 39). It is recommended to leave the  $V_{DD}$  Monitor enabled and selected as a reset source at all times.

R/W	R/W	R	R	R	R	R	R	Reset Value			
VDMEN	VDDSTAT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0000000			
Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Address:										
								0x13			
Bit 7:	VDMEN: V <sub>DD</sub> Monitor Enable										
	This bit can be used to disable or enable the V <sub>DD</sub> Monitor Circuit. Note: The V <sub>DD</sub> Monitor circuit is										
	enabled and selected as a reset source following every power-on reset. If the V <sub>DD</sub> Monitor is										
	disabled and then reenabled during device operation, it must be allowed to stabilize before it is										
	selected as a reset source. Selecting the V <sub>DD</sub> Monitor as a reset source before it has stabilized will										
	generate a system reset. See Table 13 on page 42 for the minimum V <sub>DD</sub> Monitor turn-on time.										
	0: V <sub>DD</sub> Monitor Disabled.										
	1: V <sub>DD</sub> Monit	or Enabled									
Bit6:	VDDSTAT: V	DD Status									
	This bit indic	ates the cu	rrent power	supply stat	tus (V <sub>DD</sub> Mo	onitor outpu	t).				
	0: V <sub>DD</sub> voltag	ge is at or b	elow the V <sub>I</sub>	Monitor t	hreshold.	-					
	1: V <sub>DD</sub> voltag	-	-								
Bits 5–0:	RESERVED										
			-								

## Register 11. VDMCN: V<sub>DD</sub> Monitor Control Register

## 9.3. Oscillator-Fail Reset

If the system clock derived from the oscillator fails for any reason after oscillator initialization is complete, the reset circuitry will drive the /RST pin low and return the CP2200/1 to the reset state. The CP2200/1 will remain in the reset state for approximately 1 ms then exit the reset state in the same manner as that for the power-on reset.

## 9.4. External Pin Reset

The external /RST pin provides a means for external circuitry to force the CP2200/1 into a reset state. Asserting the /RST pin low will cause the CP2200/1 to enter the reset state. It is recommended to provide an external pull-up and/or decoupling capacitor of the /RST pin to avoid erroneous noise-induced resets. The CP2200/1 will exit the reset state approximately 4 µs after a logic high is detected on /RST.



## 9.5. Software Reset

The software reset provides the host CPU the ability to reset the CP2200/1 through the parallel host interface. Writing a '1' to RESET (SWRST.2) will force the device to enter the reset state with the exception that the external oscillator will not be stopped. As soon as the device enters the reset state, it will immediately exit the reset state and start device calibration; the Oscillator Initialization Complete interrupt is not be generated. After Self Initialization is complete, the device is fully functional.

Note: The software reset is enabled after every reset; however, it may be de-selected as a reset source (see the register description for RSTEN on page 42).

Bit7       Bit6       Bit5       Bit4       Bit3       Bit2       Bit1       Bit0       Address:         0x75         Bits 7–3:       UNUSED. Read = 00000b, Write = don't care.         Bit 2:       RESET: Software Reset Initiate	Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Address: 0x75 Bits 7–3: UNUSED. Read = 00000b, Write = don't care.	R\W	R∖W	R/W	R/W	R/W	W	R/W	R/W	Reset Value	
0x75 Bits 7–3: UNUSED. Read = 00000b, Write = don't care. Bit 2: RESET: Software Reset Initiate	0x75 Bits 7–3: UNUSED. Read = 00000b, Write = don't care. Bit 2: RESET: Software Reset Initiate Writing a '1' to this bit will generate a software reset.	—	—	—	—	—	RESET	—	—	00000000	
Bits 7–3: UNUSED. Read = 00000b, Write = don't care. Bit 2: RESET: Software Reset Initiate	Bits 7–3: UNUSED. Read = 00000b, Write = don't care. Bit 2: RESET: Software Reset Initiate Writing a '1' to this bit will generate a software reset.	Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0									
Bit 2: RESET: Software Reset Initiate	Bit 2: RESET: Software Reset Initiate Writing a '1' to this bit will generate a software reset.										
	· · · ·										

#### **Register 12. SWRST: Software Reset Register**



# 9.6. Determining the Source of the Last Reset

The RSTSTA register can be used to determine the cause of the last reset. Note: If the PORSI bit is set to logic 1, all other bits in RSTSTA are undefined. It is impossible to differentiate between a power-on, power-fail, and oscillator-fail reset by reading the RSTSTA register.

## Register 13. RSTSTA: Reset Source Status Register


R/W	R/W	R/W	R/W	R/W	R	R	R	Reset Value				
_												
Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Address:											
								0x73				
Bits 7–3: UNUSED. Read = 00000b, Write = don't care.												
Bit 2:	SWRSI: Software Reset Indicator											
DIT 2.	0: Source of last reset was not a write to RESET (SWRESET.2).											
	1: Source of last reset was a write to RESET (SWRESET.2).											
Bit 1:	PORSI: Power-On / Power-Fail / Oscillator-Fail Reset Indicator											
DR I.	0: Source of last reset was not a power-on, power-fail, or oscillator-fail event.											
	1: Source of			· •	,							
Bit 0:	PINRSI: Exte		•				onti					
2.1. 0.	0: Source of											
	1: Source of			•								
				r								



## 9.7. De-Selecting Interrupt Sources

The power-fail (V<sub>DD</sub> Monitor) reset is automatically enabled after every power-on reset. The software reset is enabled after every device reset, regardless of the reset source. The RSTEN register can be used to prevent either of these two reset sources from generating a device reset.

## Register 14. RSTEN: Reset Enable Register



#### **Table 13. Reset Electrical Characteristics**

 $V_{DD}$  = 3.1 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	UNITS
RST Output Low Voltage	IOL = 8.5 mA	—	_	0.6	V
RST Input High Voltage		0.7 x V <sub>DD</sub>	—	_	V
RST Input Low Voltage		—	_	0.3 x V <sub>DD</sub>	V
RST Input Pullup Current		—	25	50	μA
V <sub>DD</sub> POR Threshold (VRST)		2.2	2.4	2.6	V
Minimum /RST Low Time to Generate a System Reset		15	—		μs
V <sub>DD</sub> Monitor Turn-on Time		100	—	_	μs
V <sub>DD</sub> Monitor Supply Current			20	50	



# 10. Power Modes

The CP2200/1 has four power modes that can be used to minimize overall system power consumption. The power modes vary in device functionality and recovery methods. Each of the following power modes is explained in the following sections:

- Normal Mode (Device Fully Functional)
- Link Detection Mode (Transmitter Disabled)
- Memory Mode (Transmitter and Receiver Disabled)
- Shutdown Mode (Oscillator Output Disabled)

The power modes above are achieved by disabling specific primary functions of the CP2200/1. Figure 15 shows how power is distributed throughout the CP2200/1. To further reduce power consumption in any of the power modes, secondary device functions may be turned off individually. The secondary device functions that may be turned off are:

- Link/Activity LED Drivers
- Weak pull-ups to V<sub>DD</sub>
- V<sub>DD</sub> Monitor




Figure 15. Power and Clock Distribution Control



## 10.1. Normal Mode

Normal Mode should is used whenever the host is sending or receiving packets. In this mode, the CP2200/01 is fully functional. Typical Normal Mode power consumption is listed in Table 2 on page 9.

**Note:** When in normal mode, the transmitter has a power saving mode which is enabled on reset. This power saving mode disables the transmitter's output driver and placed the TX+/- pins in high impedance when the CP220x is not transmitting link pulses or data. To meet the minimum transmitter loss requirements in IEEE 802.3, this power saving mode should be disabled. See Register 17, "TXPWR: Transmitter Power Register," on page 46 for details.

## 10.2. Link Detection Mode

In Link Detection Mode, the transmitter and link pulse generation logic is disabled. The CP2200/1 will appear to be "offline" because link pulses will not be generated. The most common way to use Link Detection Mode is enabling the Wake-on-LAN interrupt, placing the CP2200/01 into Link Detection Mode, then placing the MCU in a low power mode until the system is plugged into a network.

- **Note:** When using link detection mode, the user should ensure that the link partner is always transmitting link pulses. An example of this type of device would be a hub or a switch. Some notebook PCs implement a power saving feature in which they stop transmitting link pulses if a valid link is not detected. This would create a situation where both link partners are waiting for each other to start transmitting link pulses.
- **Note:** A minimum transmitter return loss is specified in IEEE 802.3. If the transmitter is disabled, the TX± pins are placed in high impedance mode and do not create the minimum return loss. The transmitter should not be disabled if the device is considered "on a network" and valid link pulses are being received.

From Normal Mode, the device can be placed in Link Detection Mode by clearing TXEN (PHYCN.6) to "0". To return the device to Normal Mode, disable the physical layer by clearing PHYCN to 0x00, then re-enable the physical layer using the startup procedure in Section 15.7 on page 90.

## 10.3. Memory Mode

In Memory Mode, the physical layer (receiver and transmitter) is placed in a low-power state, and the CP2200/1 can neither send nor receive packets. The only primary functions of the device that remain functional are the Flash memory and RAM buffers. The RAM buffers are only accessible using the Random Access method described in Section 7.1 on page 23.

The device can be placed in Memory Mode by clearing the three most significant bits of the PHYCN register to '000'. The device can be returned to normal mode by setting the three most significant bits of the PHYCN register to '111' and waiting the appropriate physical layer turn-on times for both the transmitter and the receiver. The physical layer electrical characteristics including turn-on time are specified in Table 22 on page 93. To return the device to Normal Mode, disable the physical layer by clearing PHYCN to 0x00, then re-enable the physical layer using the startup procedure in Section 15.7 on page 90.

#### 10.4. Shutdown Mode

Shutdown Mode is the lowest power mode for the CP2200/1. All primary and secondary functions are disabled, and the system clock is disconnected from the oscillator. The device can recover from Shutdown Mode only through a power-on or pin reset.

The device can be placed in Shutdown Mode using the following procedure:

- Step 1: Disable the PHY by clearing the three most significant bits of PHYCN to '000'.
- Step 2: Disable the LED drivers by clearing bits 2 and 3 of IOPWR to '00'.
- Step 3: Disable the V<sub>DD</sub> Monitor (optional) by clearing VDMEN (VDMCN.7) to '0'.
- Step 4: Disconnect the oscillator output from the rest of the device by clearing OSCOE (OSCPWR.0) to '0'. This step should be performed last because the device will no longer respond until the next pin or power-on reset.



# **10.5. Disabling Secondary Device Functions**

The LED Drivers, weak pull-ups, and  $V_{DD}$  Monitor can be disabled to minimize power consumption. The typical supply current for the  $V_{DD}$  Monitor is specified in Table 13 on page 42. Disabling weak pull-ups will save current if the MOTEN and MUXEN pins are tied to ground, but will cause the address and data pins to float (causing undefined device behavior and increased power consumption) if they are not externally driven or pulled to a defined logic level using pull-up or pull-down resistors. The internal weak pull-ups should not be disabled unless all digital pins are externally driven to a logic high or logic low state.

## **Register 15. IOPWR: Port Input/Output Power Register**

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
—	—	_		ACTEN	LINKEN	WEAKD	Reserved	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:				
								0x70				
			1 14/-16-	1								
	UNUSED. R		,	ion't care.								
Bit 3	ACTEN: Activity LED Enable											
	0: Activity LED disabled.											
	1: Activity LED enabled.											
Bit 2	LINKEN: Link LED Enable (Link/Activity LED on CP2201)											
	0: Link (Link/	Activity) LE	D disabled									
	1: Link (Link/	• /										
Bit 1:	WEAKD: We	• /										
	0: Weak pull-	•										
	1: Weak pull-											
Bit 0:	Reserved. R			h								
ыг 0.	Reserved. R	eau = 00, N		υ.								



Register 16. OSCPWR	: Oscillator Power Register
---------------------	-----------------------------

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value				
-	—	— — Reserved Reserved Reserved Reserved OSCOE 00000010										
Bit7	Bit6											
	0x7C											
	UNUSED. Re RESERVED. UNUSED. Re OSCOE: Osc This bit contr 0: Oscillator 1: Oscillator	Read = 10 ead = 1b; \ cillator Out ols the out output disa	00b; Must w Write = don't put Enable put of the ea abled. The d	rite x00b. : care. xternal osci				al crystal driver. set.				

# Register 17. TXPWR: Transmitter Power Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PSAVED	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0000000
Bit7	t7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0							
Bit 7: PSAVED. Transmitter Power Save Mode Disable Bit 0: Enable transmitter power saving mode. 1: Disable transmitter power saving mode. Bits 6–0: Reserved. Read = varies; Must write 0000000b.								



# **11. Transmit Interface**

# 11.1. Overview

The CP2200/1 provides a simple interface for transmitting Ethernet packets requiring the host to only load the source and destination addresses, length/type, and data into the transmit buffer. All other IEEE 802.3 requirements, such as the preamble, start frame delimiter, CRC, and padding (full-duplex only), are automatically generated. Figure 16 shows a typical Ethernet packet.




Figure 16. Typical Ethernet Packet



# **11.2.** Transmitting a Packet

Once reset initialization is complete (See ), the CP2200/1 is ready to transmit Ethernet packets. The following procedure can be used to transmit a packet:

- Step 1: Wait for the previous packet to complete (TXBUSY == 0x00). The worst case time to transmit a packet is 500 ms in half-duplex mode with exponential backoff.
- Step 2: Set the TXSTARTH:TXSTARTL transmit buffer pointer to 0x0000.
- Step 3: If the last packet was aborted ((TXSTA3 & 0xF8) != 0x00), then this packet must be loaded into the transmit buffer using the Random Memory Access Method:
  - a. Set RAMADDRH:RAMADDRL to 0x0000.
  - b. Write the first data byte to RAMTXDATA.
  - c. Increment RAMADDRH:RAMADDRL.
  - d. Write another data byte to RAMTXDATA.
  - e. Repeat steps c and d until the entire packet is loaded.
  - f. Pad small packets to at least 64 bytes.
  - g. Set TXENDH:TXENDL to the address of the last byte added. This value must be greater than or equal to 0x0040.
- Step 4: If the last packet was successfully transmitted ((TXSTA2 & 0x80) == 0x80), then this packet may be loaded into the transmit buffer using the AutoWrite Interface:
  - a. Write all data bytes to the TXAUTOWR register, one byte at time.
  - b. If the MAC is in half-duplex mode, pad small packets to at least 64 bytes.
- Step 5: Set the TXSTARTH:TXSTARTL transmit buffer pointer back to 0x0000.
- Step 6: Write a '1' to the TXGO bit (TXCN.0) to begin transmission.
- **Note:** Step 4 may be skipped if Step 3 is always performed.

## **11.3. Overriding Transmit Configuration Options**

The global transmit configuration options are set in the MAC registers. The transmit interface allows the host processor to customize packet transmission on a per-packet basis by overriding the global MAC settings. The following options can be overridden by the transmit interface:

- Short Frame Padding—When enabled, ensures that no frame smaller than 64 bytes is transmitted. The frame size does not include the 8 byte preamble; however, the 4-byte CRC field is included.
- CRC Generation—When enabled, a 32-bit CRC will be calculated and appended to the Ethernet frame.
- Pause packet transmission (Full Duplex Mode)—When enabled, an Ethernet PAUSE packet with a pause value of TXPAUSEH:TXPAUSEL is transmitted. The pause value is in units of 512 bit times (51.2 μs).
- Application of Back Pressure (Half Duplex Mode).
- Switching between Half/Full Duplex Modes. Note: This setting does not affect the physical layer.

#### **11.4. Transmit Buffer and AutoWrite Interface**

The transmit buffer provides the AutoWrite interface to efficiently load the buffer with an entire packet. The interface consists of three registers: TXSTART, TXEND, and TXAUTOWR. The TXSTART register points to the address of the next available byte and can be reset to the first byte of the buffer. TXEND points to the last byte added to the buffer. TXAUTOWR is the data register. Each write to TXAUTOWR sets TXEND to the address of the byte written and increments TXSTART. After the packet is loaded into the buffer, TXSTART is reset to 0x0000 to mark the starting point of the packet. TXEND will continue to point to the last byte in the packet.

Note: The AutoWrite Interface cannot be used following an aborted packet. This only applies if the device is in half-duplex mode.



# 11.5. Transmit Status and Control Registers

The CP2200 transmit interface is controlled and managed through the registers in Table 14. After each packet is transmitted, information about the last transmitted packet can be obtained from the 52-bit transmit status vector accessible through the TXSTA0 — TXSTA6 registers. The transmit status vector is described in Table 15.

Register	Long Name	Address	Description
TXCN	Transmit Control	0x53	Contains the transmit configuration option over- ride bits and the TXGO bit used to start packet transmission.
TXBUSY	Transmit Busy Indicator	0x54	Read-only register returning 0x01 when transmit interface is currently transmitting a packet and 0x00 when transmit interface is not transmitting.
TXPAUSEH TXPAUSEL	Transmit Pause High and Low Bytes	0x55 0x56	16-bit pause value used for PAUSE packet transmission. The pause value is in units of 512 bit times (51.2µs).
TXSTARTH TXSTARTL	Transmit Data Starting Address High and Low Bytes	0x59 0x5A	Starting address of outgoing packet in the trans- mit buffer. Packets added to the transmit buffer must start at 0x0000.
TXENDH TXENDL	Transmit Data Ending Address High and Low Bytes	0x57 0x58	Address of last byte added to the transmit buf- fer. This register is managed by hardware.
TXAUTOWR	Transmit Data AutoWrite	0x03	Writes to this register add a byte to the transmit buffer, set TXEND to the address of the written byte, and increment TXSTART.
TXSTA6 TXSTA5 TXSTA4 TXSTA3 TXSTA2 TXSTA1 TXSTA0	Transmit Status Vector	0x5C 0x5D 0x5E 0x5F 0x60 0x61 0x62	52-bit transmit status vector containing informa- tion about the last transmitted packet including collision count, successful transmission, total bytes transmitted, etc.

 Table 14. Transmit Status and Control Register Summary



Bit	Field Name	Description
51	Transmitted VLAN Frame	Last frame transmitted had length/type field of 0x8100 (VLAN protocol Identifier).
50	Back Pressure Applied	Back pressure was applied during transmission.
49	Transmitted PAUSE Frame	Last frame transmitted was a valid PAUSE control frame.
48	Transmitted Control Frame	Last frame transmitted was a control frame.
47-32	Total Bytes Transmitted	Number of bytes transmitted on wire including all bytes from collided attempts.
31	Transmit Under-Run	Last packet was aborted due to a data under-run condition.
30	Jumbo Packet Detected	Last packet was aborted due to the detection of a Jumbo packet (oversized frame). Jumbo packets are not supported.
29	Late Collision Detected	Last packet was aborted due to a collision occurring after the 51.2 $\mu s$ collision window.
28	Excessive Collisions Detected	Last packet was aborted due to detection of 16 or more collisions.
27	Excessive Delay Detected	Aborted due to a delay longer than 2.42ms.
26	Delay Detected	Last packet was transmitted, but had delay (less than 2.42 ms).
25	Transmitted Broadcast Packet	Last packet transmitted had a broadcast destination address.
24	Transmitted Multicast Packet	Last packet transmitted had a multicast destination address.
23	Transmit Successful	Last packet was successfully transmitted.
22	Type Field Detected	Last packet's length/type field had a value greater than 1500.
21	Length Check Error	Last packet's length/type field had a value less than or equal to 1500 which did not match the actual frame length.
20	CRC Error	Last packet's CRC field did not match the internally generated CRC.
19-16	Transmit Collision Count	Number of collisions encountered during transmission of the last packet.
15-0	Transmit Byte Count	Number of bytes in last frame not counting collided bytes.


## Table 15. Transmit Status Vector Description




R/W	R/W	R/W	R/W	R/W	R/W	R/W	W	Reset Value			
OVRRID	E —	CRCENOV	PADENOV	TXPPKT	BCKPRES	FDPLXOV	TXGO	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:			
								0x53			
Bit 7:		Default Over	rido								
Dit 7.	••••=	for bits $5, 4, 3$		TXCN will	be ignored	MAC setting	ns will tak	e effect			
	•	for bits 5, 4, 3			•	•					
Bit 6:	•	Read = 0b, W			be applied.						
Bit 5:		CRC Enable									
Dit 0.		CRC append		ion							
		RC append									
Bit 4:		Pad Enable									
	0: Disable padding of short frames.										
		adding of sho									
Bit 3:		ransmit a PAl		oacket							
		acket transm			be obtained	from the tra	insmit but	ffer.			
	1: A PAUSE	control pack	et with the va	alue of TXF	AUSEH:TXI	PAUSEL will	be transi	mitted. Data in the			
	transmit buf	ffer will not be	e accessed. I	PAUSE cor	ntrol packets	are only va	lid in full-o	duplex mode.			
Bit 2:	BCKPRES:	Apply Back I	Pressure								
	0: Normal p	acket transm	ission. Back	pressure w	vill not be ap	plied.					
	1: Back pres	ssure will be	applied on tr	ansmissior	n (only valid i	in half duple	x mode).				
Bit 1:		Full Duplex (	•								
	Note: The transmit interface, MAC, and physical layer must be configured to the same duplex mode.										
	0: Transmit interface operates in half duplex mode.										
		interface ope	erates in full of	duplex moc	le.						
Bit 0:		nsmit Packet									
		to '1' to begin									
			pe set to one	if both TXS	START and	TXEND are 2	zero (i.e.,	no data has been			
	added to the	e buffer).									
I											

# Register 18. TXCN: Transmit Control Register


# Register 19. TXBUSY: Transmit Busy Indicator









# Register 21. TXPAUSEL: Transmit Pause Low Byte



# Register 22. TXSTARTH: Transmit Data Starting Address High Byte



# Register 23. TXSTARTL: Transmit Data Starting Address Low Byte






# Register 24. TXENDH: Transmit Data Ending Address High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address: 0x57
	TXENDH: Tr High byte of		•	•		smit buffer.		

# Register 25. TXENDL: Transmit Data Ending Address Low Byte

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address: 0x58
E		XENDL: Tra .ow byte of t					smit buffer.		

# Register 26. TXAUTOWR: Transmit Data AutoWrite






R/W	R/W	R/W	R/W	R	R	R	R	Reset Value	
_	—	_	—	TXVLAN	BCKPRES	TXPF	TXCF	0000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:	
								0x5C	
lote: Thi	s register cont	ains bits 5	1–48 of the	Transmit S	Status Vector.				
	Ū								
	UNUSED. Re		-						
Bit 3.	TXVLAN: Tra			-					
		0: Transmitted frame had length/type field of 0x8100.							
	1: Transmitte			0 71	be field of 0x8	3100.			
Bit 2:	BCKPRES: E								
	0: Back press			-					
	1: Back press		••	•	sion.				
Bit 1:	TXPF: Trans								
	0: Transmitte	d frame wa	as not a PA	USE contro	ol frame.				
	1: Transmitte	1: Transmitted frame was a valid PAUSE control frame.							
Bit O:	TXCF: Trans	mitted Con	trol Frame						
	0: Transmitte	d frame wa	as not a co	ntrol frame.					


# Register 27. TXSTA6: Transmit Status Vector 6

# Register 28. TXSTA5: Transmit Status Vector 5





# Register 29. TXSTA4: Transmit Status Vector 4



## Register 30. TXSTA3: Transmit Status Vector 3


R		R	R	R	R	R	R	Reset Value
		TXLTCL	TXEXCL	TXEXDE	TXDE			Г 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x5F
lote: Th	is register cont	ains bits 3 <sup>-</sup>	1–24 of the	Transmit St	atus Vecto	or.		
Bit 7:	TXURUN: Tr	onomit Llno	lor Dup					
אני.	0: Transmit u			r				
	1: Packet ab				ion			
Bit 6:	TXJUMBO: J							
	0: Transmitte	d packet w	as not over	sized.				
	1: Packet abo	•						
Bit 5:	TXLTCL: Late	e Collision	Detected					
	0: Late collisi	on was not	t detected.					
	1: Packet abo	orted due to	o the detec	tion of a coll	ision after	the 51.2 us	collision w	indow.
Bit 4:	TXEXCL: Ex							
	0: Number of							
	1: Packet abo				re collisior	IS.		
Bit 3:	TXEXDE: Ex							
			ed without a	an excessive	e delay (gr	eater than 2	.42 ms). P	lease check other
	flags for infor		lua ta an ay	(accessive del	ov (grooto	r than 2 12 r	ma)	
Bit 2:	1: Packet wa TXDE: Delay			cessive dei	ay (greate	1 11111 2.42 1	115).	
אנ ב.			ed with no (	delay or was	aborted	Please chec	k other flag	gs for information.
	1: Packet wa			•				go for information.
Bit 1:	TXBCAST: T				(1000 1101	12.1110).		
	0: Transmitte				t destinatio	on address.		
	1: Transmitte	•						
Bit O:	TXMCAST: T							
	0: Transmitte	d packet d	id not have	a multicast	destinatio	n address.		
	1: Transmit p							




R	R	R	R	R	R	R	R	Reset Value
TXOK	TXTYPE	TXLCERR	TXCRCER	TXCOL3	TXCOL2	TXCOL1	TXCOL0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x60
Note: Thi	s register con	ntains bits 23	–16 of the T	Fransmit St	atus Vector			
Bit 7:	TXOK: Trans	smit Succes	sful					
	0: Transmiss	sion was abo	orted.					
	1: Transmiss							
Bit 6:	TXLOOR: Ty							
	0: Last pack							
	1: Last pack			s used as a	a type.			
Bit 5:	TXLCERR: I	•						
	0: Last pack							
	1: Last pack	•	eld did not r	natch the a	ictual frame	e length.		
Bit 4:	TXCRCER:							
	0: Last pack							
	1: Last pack				lly generate	ed CRC.		
Bits 3–0:	TXCOL3-0:			-				
	Number of c			-		•		or more collisions
			not overnow	and will re	enain at 11		sions) II 15	or more collisions
	are encount	ereu.						

# Register 31. TXSTA2: Transmit Status Vector 2

# Register 32. TXSTA1: Transmit Status Vector 1







# Register 33. TXSTA0: Transmit Status Vector 0



# **12. Receive Interface**

# 12.1. Overview

The CP2200/1 has a 4k circular receive FIFO buffer and an 8 entry translation look-aside buffer (TLB) capable of storing up to 8 packets at a time. Each TLB entry holds the starting address, length, and other information about a single received packet. Once a packet is received, the host microcontroller is notified using the interrupt request pin. The host microcontroller may then copy the contents of the packet to its local memory through the host interface or skip the packet by writing '1' to RXSKIP (RXCN.1). Skipped packets remain in memory but will be overwritten as new packets arrive.

The receive interface has an advanced receive filter and hash table to prevent unwanted packets from reaching the receive buffer. For all packet types not supported by the receive filter, the CP2200/1 allows the host microcontroller complete random access to the receive buffer. The host microcontroller can check specific bytes in the packet to determine whether or not to copy the packet.




Figure 17. Receive Interface Block Diagram

# 12.2. Reading a Packet Using the Autoread Interface

Once reset initialization is complete (Section 6.2 on page 18) and the receive buffer, filter, and hash table (Section 12.4) are initialized, the CP2200/1 is ready to receive Ethernet packets. After receiving notification of a new packet, the following procedure can be used to read the packet:

- Step 1: Read RXVALID (CPINFOH.7) and RXOK (CPINFOL.7) to check if the current packet was received correctly. The host processor may optionally use the packet starting address CPADDR to read specific bytes in the packet and determine whether to copy or skip the current packet. The random access method described in Section 7.1 on page 23 can be used to access the buffer.
- Step 2: If RXVALID or RXOK is 0, or to skip the packet, write a '1' to RXSKIP (RXCN.1). If RXVALID and RXOK are 1, read the length of the current packet from CPLENH:CPLENL.
- Step 3: Read the entire packet, one byte at a time, by reading RXAUTORD.
- Step 4: If the entire packet was read, write a '1' to RXCLRV (RXCN.2). If there are any unread bytes remaining in the current buffer, write a '1' to RXSKIP (RXCN.1).

# 12.3. Timing and Buffer Overflow Considerations

For 10 Base-T Ethernet, a minimum-sized packet of 64 bytes is received in 51.2 us. The maximum number of packets that can be held by the receive buffer is eight. To ensure that pointer corruption does not occur, software should disable packet reception (RXINH = 1) after the seventh packet has arrived in the receive buffer. If the ability to service the packet received interrupt is longer than 51.2 us, then software should use the random access method to retrieve data from the receive buffer. The random access method described in Section 7.1 on page 23.



- **Note:** The value of CPADDRH:CPADDRL may be invalid if an overflow event occurs. After an overflow, the FIFOHEADH:FIFO-HEADL pointer should be used to determine the starting address of the current packet. CPLEN will always remain valid even after an overflow event.
- **Note:** If the Receive FIFO Full Interrupt is triggered, the interrupt flag must be cleared to re-enable packet reception. The Receive FIFO Full Interrupt is triggered based on the size of packets or on the number of packets. If triggered based on the number of packets, then pointer corruption has occurred.

## 12.4. Initializing the Receive Buffer, Filter and Hash Table

After a device reset, the receive buffer is empty and the filter is configured to accept broadcast packets and multicast packets matching a hash value of 0x0400. This hash value allows PAUSE control packets to pass through the receive filter.

The receive buffer does not require any additional initialization. The receive filter can be configured to accept or ignore broadcast packets, multicast packets, runt packets (Ethernet Frame smaller than 64 bytes), and packets with a CRC error. The receive filter is configured using the RXFILT register.

The device can be configured to accept broadcast packets and packets addressed to the controller's MAC address without using the hash table. If multicast packets need to be accepted, then the hash table can be programmed to accept packets addressed to specific address ranges.

The CP2200/1 implements a 16-bit hash table to represent all possible addresses in the 64-bit address space. Each of the possible 65536 possible values for the hash table represent a range of MAC addresses. If all 16 bits are set to '1', all multicast addresses will be accepted. If all 16-bits are set to '0', then all multicast addresses will be rejected. The following procedure can be used to determine which bits to set for a specific address:

- Step 1: Perform a 32-bit CRC on the 6-bytes of the address using 0xC704DD7B as the polynomial.
- Step 2: Record the least significant 4 bits of the CRC result (Hash Index).
- Step 3: The Hash Index determines the bit that should be set in the hash table that will allow the address to be received. For example, if the least significant 4-bits of the CRC result are 101b (5d), then setting bit 5 of the 16-bit hash table will allow all MAC addresses whose CRC result is 5d to be accepted.



# 12.5. Receive Status and Control Registers

The CP2200/1 receive interface is controlled and managed through the registers in Table 16. The current packet registers provide information about the next packet to be unloaded from the receive buffer (the oldest packet received).

Register	Long Name	Address	Description
RXCN	Receive Interface Control	0x11	Contains receive interface control bits such as RXSKIP, RXCLRV, RXRST, and RXINH.
RXSTA	Receive Interface Status	0x12	Indicates when the receive interface is busy receiving a frame and when the current packet has been completely read from the buffer.
RXAUTORD	Receive AutoRead	0x01	Provides an efficient method of reading entire packets sequentially from the receive buffer.
RXFILT	Receive Filter Configuration	0x10	Specifies the type of packets can pass through the receive filter.
RXHASHH RXHASHL	Multicast Hash Table	0x0E 0x0F	16-bit Hash Table used to filter multicast packets.
CPINFOH CPINFOL	Current Packet Information	0x1D 0x1E	Specifies information about the current packet such as broadcast/multicast, CRC errors, etc.
CPLENH CPLENL	Current Packet Length	0x1F 0x20	Specifies the length of the current packet in the receive buffer (in bytes).
CPADDRH CPADDRL	Current Packet Address	0x21 0x22	Specifies the starting address of the current packet in the receive buffer.

Table 16. Receive Status and Control Register Summary



R/W	R/W	R/W	R/W	R/W	W	W	W	Reset Value
—		_	_	RXINH	RXCLRV	RXSKIP	RXCLEAR	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x11
Bits 7–4: Bit 3: Bit 2:	UNUSED. R RXINH: Rec Setting this b received, rec by software t RXCLRV: Va	eive Inhibit bit to '1' tem ception will o to resume p	porarily inh continue un backet recep	ibits new p til the pack				ently being st be cleared to '0'
Dit 2.	Writing a '1'	to this bit cle hould only l	ears the val	fter all byte	s of the curr	ent packet	have been r	er for new packets. ead (CPEND = 1). ining bytes.
Bit 1: Bit 0:	RXSKIP: Ski Writing a '1' AutoRead bu RXCLEAR: I	to this bit up uffer pointer	odates disca to the begi		•		g its valid bit	and advances the
	Writing a '1' valid bits to z	to this bit di zero. Note: as the start	scards all p Any packet ting address	s currently s and lengt	in the buffer	will remair	n in memory,	fer pointers and , however, all infor- ew packets that


# Register 34. RXCN: Receive Interface Control

# Register 35. RXSTA: Receive Interface Status


R/W	R/W	R/W	R/W	R/W	R/W	R	R	Reset Value
	—			_	_	CPEND	RXBUSY	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x12
Bit 1: Bit 0:	UNUSED. Re CPEND: Cur This bit is aut RXCLRV des 0: The last by 1: The last by RXBUSY: Re 0: Receive in 1: Receive in	rent Packet tomatically scription) or yte of the cu yte of the cu eceiving Pa aterface is ic	End React cleared by h the current urrent packe urrent packe cket dle.	hed hardware w t packet is c et has not b et has been	hen the vali discarded (s been read u read using	see RXSKIF sing the Au	P description to Read inte	erface.




# Register 36. RXAUTORD: Receive AutoRead Data Register



# **Register 37. RXFILT: Receive Filter Configuration**



# Register 38. RXHASHH: Multicast Hash Table High Byte





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address: 0x0F
	RXHASHL: N _ow Byte of							

# Register 39. RXHASHL: Multicast Hash Table Low Byte

# Register 40. CPINFOH: Current Packet Information High Byte


R	R	R	R	R	R	R	R	Reset Value
RXVALI	D RXVLAN	RXUCF	RXPCF	RXCF	RXADATA	BCAST	MCAST	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x1D
Bit 7:	RXVALID: C	•						
	0: The curre	•						
	1: There is a	•		acket TLB	slot.			
Bit 6:	RXVLAN: VL							
	0: VLAN tag			l.				
	1: VLAN tag	•						
Bit 5:	RXUNSUP:							
	0: Unsuppor	ted control	frame not d	etected.				
	1: Unsuppor			cted.				
Bit 4:	RXPCF: Pau	use Control	Frame					
	0: Pause cor	ntrol frame	not detected	d.				
	1: Pause cor	ntrol frame	detected.					
Bit 3:	RXCF: Cont	rol Frame						
	0: Control fra	ame not det	ected.					
	1: Control fra	ame detecte	ed.					
Bit 2:	RXADATA: A	Additional D	ata Receive	ed				
	0: Normal O	peration.						
	1: 1 to 7 add	litional bits of	of data rece	ived follow	ing receipt of	f the packe	t.	
Bit 1:	BCAST: Broa	adcast Pacl	ket					
	0: Current pa	acket is not	a broadcas	t packet.				
	1: Current pa	acket is a b	roadcast pa	cket.				
Bit 0:	MCAST: Mul	ticast Pack	et					
	0: Current pa			•				
	1: Current pa	acket is a m	ulticast pac	ket.				




R	R	R	R	R	R	R	R	Reset Value
RXOK	LENGTH	LENERR	CRCERR	Reserved	Reserved	RXLEN	RXDROP	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x1E
Bit 7:	RXOK: Rece	eive OK						
	0: Receive n	ot OK.						
	1: Receive C	DK.						
Bit 6:	LENGTH: Le	ength/Type	Field Detec	tion				
	0: The length							
	1: The length	••		nt packet co	ontains the	packet type	<b>)</b> .	
Bit 5:	LENERR: Le	•						
	0: No errors							
	1: The length		not match	actual pack	et length.			
Bit 4:	CRCERR: C							
	0: CRC chec	•						
	1: CRC chec							
	Reserved: R		•••					
Bit 1:	RXLEN: Rec	-	า					
	0: Normal Op							
	1: The data r		-	ough to forr	n a valid pa	cket.		
Bit 0:	RXDROP: P		ped					
	0: Normal op							
	4. 0 0000	nas been dr	oppod					

# Register 41. CPINFOL: Current Packet Information Low Byte


# Register 42. CPLENH: Current Packet Length High Byte



# Register 43. CPLENL: Current Packet Length Low Byte








# Register 44. CPADDRH: Current Packet Address High Byte

# Register 45. CPADDRL: Current Packet Address Low Byte






# 12.6. Advanced Receive Buffer Operation

Receive buffer operation is automatically handled by hardware and does not require any assistance from the host processor. Note: The information in this section is provided for reference purposes only and will typically not be used except when debugging a problem and additional control over the receive buffer is required.

Figure 18 shows a detailed block diagram of the receive buffer. As packets arrive and pass through the receive filter, they are added to the circular receive buffer at the address pointed to by the tail pointer. The FIFO tail pointer is incremented after each byte is received. As soon as a new packet arrives, the receive buffer controller searches for an unused TLB slot to store data about the received packet. If an unused TLB slot is found, it is claimed and assigned to the packet currently being received by setting the slot's valid bit to '1'. A Packet Received interrupt will be generated after the entire packet is copied to the buffer. If all 8 slots are full (valid bits for all slots are set to '1'), then the packet will be dropped and a Receive FIFO Full interrupt will be generated.

Each TLB slot holds information about its assigned packet such as starting address in the buffer, length, and information about the packet such as the type (broadcast, multicast, unicast) and any errors that occurred during reception (CRC error, incomplete packet, etc.). The receive buffer controller rotates through the TLB slots in a circular fashion. For debugging purposes, the host processor may access any TLB slot using the TLB registers listed in Table 17.



Autoread interface automatically manages read pointers. TLB Entries are typically not accessed by the host.

#### Figure 18. Receive Buffer Block Diagram

The oldest packet received starts at the address pointed to by the FIFO head pointer. This packet (packet #1 in Figure 18) will be referred to as the current packet. The FIFO head pointer is used by the AutoRead interface to read data from the current packet. As data is read using the AutoRead interface, the FIFO head pointer is incremented until the entire packet is read out. Once the packet is read out, the host processor must clear the valid bit of the packet by writing a '1' to RXCLRV (RXCN.2). If the host processor chooses not to read the entire packet, the valid bit should be cleared (and unread data skipped) by writing a '1' to RXSKIP (RXCN.1).

A copy of the TLB slot associated with the current packet is always available by reading the CTLB registers listed in Table 16. The same information can be obtained by reading CPTLB to determine the current TLB slot, then directly accessing the slot using the registers in Table 17.



The Receive FIFO Full interrupt will be generated once all free space in the buffer is used or all TLB slots are filled. The host processor should read the RXFIFOSTA register to determine the cause of the interrupt. To receive additional packets after the buffer is filled, packets must be removed from the buffer by reading them out or discarding them. Packets can be discarded one at a time or all at once by writing '1' to RXCLEAR (RXCN.0).

## 12.7. Receive Buffer Advanced Status and Control Registers

The receive buffer is controlled and managed through the registers in Table 17. These registers are not commonly accessed by the host processor except for debug purposes.

Register	Long Name	Address	Description
CPTLB	Current Packet TLB Number	0x1A	Specifies the TLB number (0–7) associated with the current packet.
TLBVALID	TLB Valid Indicator	0x1C	Indicates which TLBs currently have valid pack- ets.
TLBnINFOH TLBnINFOL	TLBn Packet Information	multiple	Specifies information about the packet associated with TLBn (n = $0-7$ ).
TLBLENH TLBLENL	TLBn Packet Length	multiple	Specifies the length of the packet associated with TLBn (n = $0-7$ ).
TLBnADDRH TLBnADDRL	TLBn Packet Address	multiple	Specifies the starting address of the packet associated with TLBn (n = $0-7$ ).
RXFIFOTAILH RXFIFOTAILL	Receive FIFO Buffer Tail Pointer	0x15 0x16	Points to the byte following the last valid byte. This is where new packets are added.
RXFIFOHEADH RXFIFOHEADL	Receive FIFO Buffer Head Pointer	0x17 0x18	Points to the beginning of the current packet and is incremented with each Auto Read.
RXFIFOSTA	Receive FIFO Buffer Status	0x5B	Indicates the cause of the Receive FIFO Buffer Full interrupt.

#### Table 17. Receive Status and Control Register Summary

## Register 46. CPTLB: Current Packet TLB Number

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
—	—	—	—	—		CPTLB		0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x1A
Bits 7–3: L Bits 2–0: C T	CPTLB[2:0]:	Current Pa	cket TLB N	umber	ited with th	e current pa	cket.	



# Register 47. TLBVALID: TLB Valid Indicator

R/W VAL7	R/W VAL6	R/W VAL5	R/W VAL4	R/W VAL3	R/W VAL2	R/W VAL1	R/W VAL0	Reset Value 00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address: 0x1C			
Bits 7–0: TLBVALID: TLB Valid Indicator Displays the valid bits for the eight TLB slots in a single byte.											
	Note: This register may be used to clear multiple valid bits simultaneously. For all writes, bits with a value of '0' will cause the associated valid bit to be cleared, and bits with a value of '1' will be ignored. For example, writing 0xFE to this register will clear the valid bit for TLB0.										

# Register 48. TLBnINFOH: TLBn Information High Byte


R	R	R	R	R	R	R	R	Reset Value			
Reserved		RXUCF	RXPCF	RXCF	RXADATA	BCAST	MCAST	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Adross				20. TI D2							
Auuress.	ss: TLB0INFOH: 0x23; TLB1INFOH: 0x29; TLB2INFOH: 0x2F; TLB3INFOH: 0x35; TLB4INFOH: 0x3B; TLB5INFOH: 0x41; TLB6INFOH: 0x47; TLB7INFOH: 0x4D										
Bit 7:	Reserved. R		,								
Bit 6:	RXVLAN: VL										
	0: VLAN tage										
Bit 5:	1: VLAN tage RXUNSUP:	0		ramo							
ыг э.	0: Unsupport										
	1: Unsupport										
Bit 4:	RXPCF: Pau										
	0: Pause control frame not detected.										
	1: Pause cor		detected.								
Bit 3:	RXCF: Control fra		a ata d								
	1: Control fra										
Bit 2:	RXADATA: A			ed							
	0: Normal O										
	•		of data rece	ived follow	ing receipt of	f the packe	et.				
Bit 1:	BCAST: Broa										
	0: Packet is		•	•							
Bit 0:	1: Packet is a MCAST: Mul		•								
	0: Packet is										
	1: Packet is		•								



R	R	R	R	R	R	R	R	Reset Value				
RXOK	LENGTH	LENERR	CRCERR	Reserved	Reserved	RXLEN	RXDROP	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	<u>1</u>				
Address:	s: TLB0INFOH: 0x24; TLB1INFOH: 0x2A; TLB2INFOH: 0x30; TLB3INFOH: 0x36;											
	TLB4INFOH: 0x2C; TLB5INFOH: 0x42; TLB6INFOH: 0x48; TLB7INFOH: 0x4E											
Bit 7:	RXOK: Rece											
	0: Receive n											
Bit 6:	1: Receive C		Field Datas	tion								
DIL O.	LENGTH: Le 0: The length	0 / 1			ontains the r	aackat land	nth					
	1: The length											
Bit 5:	LENERR: Le					backet type						
Dit 0.	0: No errors	•										
	1: The length				et length.							
Bit 4:	CRCERR: C				5							
	0: CRC chec	k passed.										
	1: CRC chec	k failed.										
Bits 3–2:	Reserved: R	ead = varie	s.									
Bit 1:	RXLEN: Rec	•	า									
	0: Normal O											
	1: The data i		•	ough to forr	n a valid pao	cket.						
Bit 0:	RXDROP: P		ped									
	0: Normal operation.											
	1: A packet h	has been dr	opped.									

# Register 49. TLBnINFOL: TLBn Information Low Byte


# Register 50. TLBnLENH: TLBn Packet Length High Byte





	Re	egister 51	. TLBnLE	ENL: TLB	n Packet	Length	Low Byt	e	
R	R	R	R	R	R	R	R	Reset Value 00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
ר Bits 7–0: 1	LB4LENH:	0x3E; TLB TLBn Packe	ILENH: 0x2 5LENH: 0x4 et Length Lo ength for th	4; TLB6LE	NH: 0x4A; 1	LB7LENH			

# Register 52. TLBnADDRH: TLBn Packet Address High Byte



# Register 53. TLBnADDRL: TLBn Packet Address Low Byte

R	R	R	R	R	R	R	R	Reset Value				
								0000000				
Bit7	Bit6	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0										
Note:The contents of this register are invalid following a buffer overflow event.Address:TLB0ADDRH: 0x28; TLB1ADDRH: 0x2E; TLB2ADDRH: 0x34; TLB3ADDRH: 0x3A; TLB4ADDRH: 0x40; TLB5ADDRH: 0x46; TLB6ADDRH: 0x4C; TLB7ADDRH: 0x52												
Bits 7–0: TLBnADDRL: TLBn Packet Address Low Byte Low byte of the packet starting address for the packet associated with TLBn.												




# Register 54. RXFIFOHEADH: Receive FIFO Head Pointer High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address: 0x17
	RXFIFOHEA High byte of							


# Register 55. RXFIFOHEADL: Receive FIFO Head Pointer Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address: 0x18
	RXFIFOHEA Low byte of t							

# Register 56. RXFIFOTAILH: Receive FIFO Tail Pointer High Byte



# Register 57. RXFIFOTAILL: Receive FIFO Tail Pointer Low Byte





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
_	—	_	_	—	—	FIFOSTA1	FIFOSTA0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x5B
i Bits 7–2: U Bits 1–0: I ( (	space remaii been reache <b>Note:</b> Receiv	equals 0xF ead = 0000 )]: Receive lue—No infe packet succ packet succ ning in the r d. Any futur ving an uns packet succ	F. 00b, Write = FIFO Status ormation. cessfully red cessfully red receive buff re packets r uccessful 9 cessfully red	= don't care s ceived used ceived was er; however eceived will th packet w	e. I all availab the 8th pac r, the maxir I cause ove ill cause ove	le free space ket in the re num number erflow. verflow.	e in the buff ceive buffe r of packets	fer. r. There is free s in the buffer has ffer and used all



# 13. Flash Memory

The CP2200/1 has 8 kB of on-chip non-volatile Flash memory fully accessible by the host processor. The last six bytes of this memory space (addresses 0x1FFA to 0x1FFF) are factory preprogrammed and contain a unique 48-bit MAC Address (Individual Address) registered with the IEEE Registration Authority. The most significant byte of the MAC address is at 0x1FFA, and the least significant byte is at 0x1FFF. **The last page of Flash containing the MAC address is erasable, and the user should exercise caution to prevent erasing the MAC Address.** 

# **13.1. Programming the Flash Memory**

The Flash memory can be programmed one byte at a time through the parallel host interface. Once cleared to a logic 0, a Flash bit must be erased to set it back to logic 1. A Flash bit may always be changed from logic 1 to logic 0, as long as Flash bytes are only written once between erase cycles. Flash erase operations erase an entire 512 byte sector at a time. Flash write and erase operations are automatically timed by hardware and do not affect the parallel host interface. After initiating a Flash write or erase operation, the host CPU can continue to access the CP2200/1 through the parallel host interface while the Flash operation is taking place. The host is notified with an interrupt request when the Flash write or erase operation is complete. Refer to Table 18 for complete Flash memory electrical characteristics including typical write and erase cycle times.

The Flash memory can be written and erased using the FLASHADDRH:FLASHADDRL, FLASHDATA, and FLASHERASE registers. Once a Flash operation is initiated, the status can be monitored using the FLASHSTA register, or the host can wait for notification by the interrupt signal.

#### 13.1.1. Flash Lock and Key Protection

The Flash memory is protected from errant write and erase operations by a lock and key function. Flash reads are unrestricted. The Flash Lock and Key Register (FLASHKEY) must be written with the correct key codes, in sequence, before each Flash write or erase operation. If a Flash write or erase operation is attempted without first writing the correct key codes to the FLASHKEY register, Flash cannot be written or erased until the next reset. After programming Flash, the CP2200/1 should be reset in order to protect the device from errant Flash operations.

The key codes for unlocking the CP2200/1 are 0xA5 and 0xF1. These codes must be written in sequence to the FLASHKEY register prior to each Flash write or erase operation. Note: To ensure the integrity of Flash contents, the on-chip  $V_{DD}$  Monitor should not be disabled while the Flash memory is unlocked.

#### 13.1.2. Flash Erase Procedure

- Step 1: Write 0xA5 followed by 0xF1 to FLASHKEY.
- Step 2: Set FLASHADDRH:FLASHADDRL to any address within the 512-byte page to be erased.
- Step 3: Write the value 0x01 to FLASHERASE.
- Step 4: Check FLASHSTA to determine when the Flash operation is complete. The Flash Write/Erase Completed interrupt can also be use to determine when the operation completes.

#### 13.1.3. Flash Write Procedure

Step 1: Write 0xA5 followed by 0xF1 to FLASHKEY.

- Step 2: If the byte to be written is not 0xFF, then erase the page containing the byte.
- Step 3: Set FLASHADDRH:FLASHADDRL to the address of the byte to be written.
- Step 4: Write the value to be written to the FLASHDATA register.
- Step 5: Check FLASHSTA to determine when the Flash operation is complete. The Flash Write/Erase Completed interrupt can also be used to determine when the operation is complete.



### **13.2.** Reading the Flash Memory

Flash reads occur much faster than Flash write or erase operations and are completed within the minimum read strobe time specified by the parallel host interface. Flash is read using the FLASHADDRH:FLASHADDRL, FLASHDATA, and FLASHAUTORD registers. The FLASHAUTORD register provides an efficient method of accessing sequential data in Flash by automatically incrementing the Flash address pointer after each read.

#### 13.2.1. Flash Read Procedure

Step 1: Set FLASHADDRH:FLASHADDRL to the address of the byte to be read.

Step 2: Read the value of the byte from FLASHDATA.

#### 13.2.2. Multiple Byte Flash Read Procedure

Step 1: Set FLASHADDRH:FLASHADDRL to the address of the first byte to be read.

Step 2: For each byte, read the value from FLASHAUTORD.

#### **Table 18. Flash Electrical Characteristics**

 $V_{DD}$  = 3.1 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	Units
Flash Size		8192	_	_	bytes
Endurance		20k	100k	—	Erase/ Write
Erase Cycle Time			11		ms
Write Cycle Time		40	55	70	μs




## 13.3. Flash Access Registers

The CP2200 Flash is accessed through the registers in Table 17. See the register tables following Table 17 for detailed register descriptions

Register	Long Name	Address	Description
FLASHSTA	Flash Status	0x7B	Used to determine the status of a Flash write or erase operation.
FLASHKEY	Flash Lock and Key	0x67	Write-only register allowing the host to unlock the Flash for writing or erasing.
FLASHADDRH FLASHADDRL	Flash Address Register High and Low Bytes	0x69 0x68	16-bit Address used for Flash operations.
FLASHDATA	Flash Read/Write Data Register	0x06	Data register used for writing or reading a single byte of Flash.
FLASHAUTORD	Flash AutoRead Data Register	0x05	Data register used for reading a block of sequential data stored in Flash. Each read from this register increments the Flash address register by 1.
FLASHERASE	Flash Erase	0x6A	Initiates a Flash erase operation.


Table 19. Flash Access Register Summary

#### Register 59. FLASHSTA: Flash Status Register







## Register 60. FLASHKEY: FLASH Lock and Key Register




## Register 61. FLASHADDRH: FLASH Address Register High Byte



## Register 62. FLASHADDRL: FLASH Address Register Low Byte








## Register 63. FLASHDATA: FLASH Read/Write Data Register

## Register 64. FLASHAUTORD: FLASH AutoRead Data Register



## Register 65. FLASHERASE: FLASH Erase Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
—	—	—	—	—	—	Reserved	FLEGO	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x6A
Bit 1: Bit 0:	-	ust write 0k sh Erase St o this bit ini the locatio	o. art. itiates a Flas n specified	sh erase op in the Flash	peration on Address	•		lash containing the emory must be



## 14. Media Access Controller (MAC)

The CP2200/1 has an IEEE 802.3 compliant Ethernet Media Access Controller (MAC). The MAC can be configured to automatically pad short frames (full duplex mode only), append CRC, and perform frame length checking. A loopback mode separate from PHY loopback is also provided for system debugging. The MAC is configured through nine indirect 16-bit registers summarized in Table 20.

## 14.1. Initializing the MAC

MAC initialization occurs after the physical layer initialization and typically occurs once after each reset or Auto-Negotiation Complete interrupt. Most MAC indirect registers can be left at their reset values. See "6.2. Reset Initialization" on page 18 for the complete reset initialization procedure. The following are the steps required to initialize the MAC:

- Step 1: Determine if the physical layer is set to full-duplex or half-duplex. The MAC must be set to the same duplex mode as the physical layer before sending or receiving any packets.
- Step 2: Write 0x40B3 (full-duplex) or 0x4012 (half-duplex) to MACCF. The appropriate bits in this register may also be set or cleared to change padding options or MAC behavior.
- Step 3: Write 0x0015 (full-duplex) or 0x0012 (half-duplex) to IPGT.
- Step 4: Write 0x0C12 to IPGR.
- Step 5: Write 0x05EE to MAXLEN.
- Step 6: Program the 48-bit Ethernet MAC Address by writing to MACAD0:MACAD1:MACAD2.
- Step 7: Write 0x0001 to MACCN to enable reception. If loopback mode or flow control is desired, set the appropriate bits to enable these functions.


#### 14.2. Accessing the Indirect MAC Registers

The indirect MAC registers are accessed through four direct mapped registers: MACADDR, MACDATAH, MACDATAL, and MACRW. The MAC registers can be accessed using the following procedure:


- Step 1: Write the address of the indirect register to MACADDR.
- Step 2: If writing a value to the indirect register, write a 16-bit value to MACDATAH:MACDATAL.
- Step 3: Write any value to MACRW to transfer the contents of MACDATAH:MACDATAL to the indirect register.
- Step 4: Perform a read on MACRW to transfer the contents of the indirect register to MACDATAH:MACDATAL. The MACDATAH and MACDATAL registers may now be directly read to determine the contents of the indirect register.




#### **Register 66. MACADDR: MAC Indirect Address**




## Register 67. MACDATAH: MAC Data High Byte



### Register 68. MACDATAL: MAC Data Low Byte



## Register 69. MACRW: MAC Read/Write Initiate





## 14.3. Indirect MAC Register Descriptions

The MAC is configured through nine indirect 16-bit registers listed in Table 20. See the figures following Table 20 for detailed register descriptions.

Register	Long Name	Address	Description
MACCN	MAC Control	0x00	Used to enable reception and other options.
MACCF	MAC Configuration	0x01	Used to configure padding options and other settings.
IPGT	Back-to-Back Interpacket Delay	0x02	Sets the Back-to-Back Interpacket Delay.
IPGR	Non-Back-to-Back Interpacket Delay	0x03	Sets the Non-Back-to-Back Interpacket Delay.
CWMAXR	Collision Window and Maximum Retransmit	0x04	Sets the collision window size and the maxi- mum number of retransmits allowed.
MAXLEN	Maximum Frame Length	0x05	Sets the maximum receive frame length.
MACAD0 MACAD1 MACAD2	MAC Address	0x10 0x11 0x12	Sets the MAC address of the local device.

#### Table 20. Indirect MAC Register Summary



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reserve	d RANDRST			Rese	erved			
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Default Value
	Reserved		LOOPBCK	TXPAUSE	RXPAUSE	Reserved	RCVEN	0x8000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	MACADDR:
								0x00
	D			01				
Bit 15: Bit 14:	Reserved. Re RANDRST: R							
DIL 14.	Writing a '1' to					within the t	ransmit fu	nction
Bits 13–5	:Reserved. Re				-	within the t		
Bit 4:	LOOPBCK: Lo							
2	Note: MAC Lo	•			the physical	layer loopba	ack mode.	
	0: Normal ope	•	·		. ,	, ,		
	1: MAC transr	nit data is	internally loc	ped back	as MAC rec	eive data.		
Bit 3:	TXPAUSE: T>	K Flow Co	ontrol Enable	Bit (Full-D	uplex Only)			
	0: PAUSE cor							
	1: PAUSE cor			•	•	/IAC.		
Bit 2:	RXPAUSE: R							
	0: PAUSE cor							
D:4.4.	1: PAUSE cor			om the phy	ysical layer a	are acted up	on.	
Bit 1:	Reserved. Re	,						
Bit 0:	RCVEN: Rece			om roachir	a the receiv	o intorfaco .		blocks all received
			eive interface		ig the receiv	e intenace.		DIUCKS all received
	1: The MAC a				he receive i	nterface		
	1. 110 00/00 0					Norrado.		

## Indirect Register 1. MACCN: MAC Control Register



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
Reserve	d ABORTD	EBBPD	EBD	Rese	rved	RLPRE	PUREPRE	
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Default Value
PADMD	1 PADMD0	PADEN	CRCEN	PHEADER	Reserved	LENCHK	FLLDPLX	0x0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	MACADDR:
								0x01
Bit 15:	Reserved. R			)b.				
Bit 14:	ABORTD: Ab							
	0: MAC will a							is vector.
<b>D</b> 1/ 40	1: MAC will a	•			•			
Bit 13:	EBBPD: Exp					•	• • •	
					ack pressur	e, the MA	C will use the	e exponential
	backoff algor						0	linta ha tana ana it
		•	-	-	•	e, the MA		liately transmit
Bit 12:	without using EBD: Expone			•				
DIL 12.	0: MAC will u			· ·	• /	fied in IEE	E 802 3	
	1: MAC will i			•			L 002.5.	
Bits 11–1	0:Reserved. F			•	comoion.			
Bit 9:	RLPRE: Reje			Sire Garo.				
Dir of	0: MAC allow	•		e as specifie	d in IEEE 8	02.3.		
	1: MAC reject						ath.	
Bit 8:	PUREPRÉ: F				,		•	
	0: No preaml	ble checkin	g is perforr	ned.				
					o ensure it (	contains 0	x55 and is ei	rror-free. Packets
	with an invali	id preamble	will be rej	ected.				
Bit 7–6:	PADMD[1:0]:	Pad Mode						
	Note: This bi	t field is ign	ored if PAI	DEN is cleare	ed to '0'. Se	e Table 21	for a comple	ete description.
Bit 5:	PADEN: Pad	l Enable Bit	(must be s	set to 0 in ha	lf-duplex op	eration)		
	Note: See Ta			description.				
Bit 4:	CRCEN: CR							
	Note: This bi			•		_		
	0: CRC will n			nes presente	ed to the MA	C must co	ontain CRC.	
	1: CRC will b	e appende	d.					

## Indirect Register 2. MACCF: MAC Configuration Register



# Indirect Register 2. MACCF: MAC Configuration Register (Continued)

			Tab	ole 21. Pac	I Operation	
	PADMD1[7]	PADMD0[6]	PADEN[5]	CRCEN[4]	Action	
	Х	Х	0	0	No padding added on transmitted packets, check CRC	
	Х	Х	0	1	No padding added on transmitted packets, append CRC	
	0	0	1	1	Pad short frames to 60 bytes, append CRC	
	х	1	1	1	Pad short frames to 64 bytes, append CRC	
	1	0	1	1	Auto Detect Tagged VLAN Frames (IEEE802.1q) If untagged: Pad to 60 bytes, append CRC If tagged: Pad to 64 bytes, append CRC	
Bit 3:	0: No pro 1: Four b will be ign	ytes of proprie nored by the C	er exists on etary header CRC functio	the front of informatior n.	IEEE 802.3 frames. In exist on the front of IEEE 802.3 frames. These by	rtes
Bit 2: Bit 1:	LENCHK	d. Read = 0b; : Frame Leng length checki	th Checking	I Enable Bit		
Bit 0	1: Transr field repr Receive FLLDPL 0: MAC c	nit and receive	e frame leng h then the c Mode Enat lf-duplex mo	oths are con check is per ble Bit ode.	npared to the Length/Type field. If the Length/Type formed. Mismatches are reported in the Transmit/	



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				erved				
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Default Value
Reserved				IPGT				0x0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	MACADDR: 0x02
ts 6–0: IF	PGT: Back- ets the min		er-Packet G	ap Register ne end of ar	r ny transmitt	•	nd the sta	art of a new packet

### Indirect Register 3. IPGT: Back-to-Back Inter-Packet Gap Register

## Indirect Register 4. IPGR: Non-Back-to-Back Inter-Packet Gap Register


R/W Reserved	R/W	R/W	R/W	R/W IPGR1	R/W	R/W	R/W	7
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Default Value
Reserved				IPGR2				0x0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	MACADDR: 0x03
Bits 14–8:II S V Bit 7: F Bits 6–0: II S	Sets the opti values for th Reserved. R PGR2: Non	-Back-to-Ba onal carrien is bit field a ead = 0b; N -Back-to-Ba h-Back-to-B	ack Inter-Pa sense win re 0x00 to I Just write 0 ack Inter-Pa ack Inter-Pa	cket Gap P dow referen PGR2. The b. cket Gap P acket Gap.	ced in IEEE recommen art 2	ded value is	s 0x0C.	.2.1. The range of 2, which represents a



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Rese	erved			С	W			
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Default Value
	Rese	rved			MA	XR		0x370F
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	MACADDR:
								0x04
Bits 13–8:C S T b o		N Window sion windo window is e delimiter s at the en	w in which o specified in are include d of the wir	collisions of the numbe d in the byt idow.	r of bytes fr	om the star	t of transr	work. nission. The pream- sponds to the count
Bits 3–0: M S	/IAXR: Maxir	mum Retra imum num	nsmit Atten ber of retra	npts nsmit atterr				borting the packet 5d).

### Indirect Register 5. CWMAXR: Collision Window and Maximum Retransmit Register

#### Indirect Register 6. MAXLEN: Maximum Frame Length Register




Note: This register does not require initialization and will be left at its reset value will be set to 1518 (0x05EE) by most systems.

#### Bits 15–0: MAXF: Maximum Frame Length

Specifies the maximum length of a receive frame. The default value is 0x600 (1536 octets). This register should be programmed if a shorter maximum length restriction is desired. Examples of shorter frame lengths are untagged (1518 octets) and tagged (1522 octets). If a proprietary header is allowed, this field should be adjusted accordingly.





## Indirect Register 7. MACAD0: MAC Address 0

## Indirect Register 8. MACAD1: MAC Address 1

OCTET4           Bit15         Bit14         Bit13         Bit12         Bit11         Bit10         Bit9         Bit8           R/W         R/W         R/W         R/W         R/W         R/W         Default Value           OCTET3         0x0000           Bit7         Bit6         Bit5         Bit4         Bit3         Bit2         Bit1         Bit0         MACADDR:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W         R/W         R/W         R/W         R/W         R/W         Default Value           OCTET3         0x0000           Bit7         Bit6         Bit5         Bit4         Bit3         Bit2         Bit1         Bit0         MACADDR:				001	ET4				
OCTET3         0x0000           Bit7         Bit6         Bit5         Bit4         Bit3         Bit2         Bit1         Bit0         MACADDR:	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
Bit7     Bit6     Bit5     Bit4     Bit3     Bit2     Bit1     Bit0     MACADDR:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Default Value
				001	TET3				0x0000
Ox11	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	MACADDR: 0x11
						dress.			
This field holds the fourth octet of the MAC address.									
ts 7–0: OCTET3: MAC Address, 3rd Octet	т	his field ho	lds the third	octet of the	bbe DAM e	000			



	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
			OCT	ET2				
Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Default Value
			OCT	ET1				0x0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	MACADDR: 0x12
			s, 2nd Octe		-1 -1			
				the MAC a	aaress.			
			s, first Octet					
Т	his field ho	lds the first	(most signit	ficant) octet	of the MAC	caddress.		

## Indirect Register 9. MACAD2: MAC Address 2



# 15. Physical Layer (PHY)

The CP2200/1 has an IEEE 802.3 compliant 10 BASE-T Ethernet physical layer transceiver that includes a receiver, transmitter, auto-negotiation, loopback, jabber, smart squelch, polarity correction, and link integrity functions. If enabled, the auto-negotiation function automatically negotiates the speed of the data link and the duplex mode. Both half-duplex and full-duplex modes are supported.

The physical layer is controlled and monitored through three registers: PHYCN, PHYCF, and PHYSTA. The various functions and test modes that can be enabled and monitored through these registers are explained in the following sections.

## 15.1. Auto-Negotiation and Duplex Mode

Auto-negotiation allows the CP2200/1 to be connected to any 10/100/1000 BASE-T Ethernet network and advertise its capabilities. Auto-negotiation uses a series of fast link pulses to send 16-bit link code words. Many conditions (e.g., failure to detect fast link pulses) can cause auto-negotiation to fail. On failure, the Auto-Negotiation Failed interrupt will be generated, and/or the Auto-Negotiation Complete Interrupt will not be generated. The PHYSTA status register will indicate the cause of failure, and the physical layer will default to half-duplex mode. On success, the Auto-Negotiation Complete interrupt will be generated. Both interrupts must be checked to ensure that Auto-Negotiation has succeeded.

The advertised link speed will always be 10BASE-T. The duplex mode (half or full) will be negotiated, and full duplex will be selected if supported by the network. Full duplex mode allows the physical layer to send and receive data at the same time. In half duplex mode, data can only be transmitted or received at any given time. Full duplex mode provides overall higher performance and reduces collisions. Software may also choose to advertise its ability to send and receive PAUSE control packets by setting ADPAUSE (PHYCF.2) to '1'.

Important Note: When using auto-negotiation, the auto-negotiation enable bit AUTONEG (PHYCF.4) must be set to '1' prior to enabling the physical layer. To restart auto-negotiation, the physical layer (transmitter, receiver, or both) must be disabled and reenabled.

**Important Note:** The CP220x supports legacy link partners that cannot auto-negotiate. If the link partner cannot autonegotiate, then the physical layer will default to half-duplex mode.

#### 15.2. Auto-Negotiation Synchronization

The CP220x implements an autonegotiation scheme where autonegotiation is attempted for 250 ms, then a breaklink delay of 1.5 seconds is inserted between auto-negotiation attempts. When the break-link delay is active, the CP220x does not listen for incoming auto-negotiation requests and does not attempt to auto-negotiate. If one device starts autonegotiation while the other device is in its "break-link period", the autonegotiation attempt will fail. If the devices are unsyncronized, this can lead to a situation where each device attempts to autonegotiate in the other device's "break-link period". This can be solved by synchronizing one or both devices using the following procedure:

Step 1: Disable the physical layer by writing 0x00 to the PHYCN register.

- Step 2: Enable the physical layer with link integrity test and auto-negotiation turned off.
  - 1.Disable the transmitter power save mode (TXPWR = 0x80) and set physical layer options (PHYCF = SMSQ | JABBER | ADPAUSE | AUTOPOL).

2.Enable the physical layer (PHYEN = 1).

- 3. Wait for the physical layer to power up. See Physical Layer Startup Time in Table 22 on page 93.
- 4. Enable the transmitter and receiver (TXEN = 1 and RXEN = 1).
- Step 3: Poll the Wake-on-LAN interrupt flag (WAKEINT) to detect if a link partner is present.

1.If there is a signal, wait 250 ms then begin autonegotiation.

2.If there is no signal, wait 1.5 seconds then begin autonegotiation.

## 15.3. Loopback Mode

Loopback Mode provides the ability to transfer data from the physical layer's output directly to it's input to aid in system debugging. When PHYCN.3 is set to '1', transmit data is looped back to the receiver via an internal analog path. The transmit drivers and receive input circuitry are bypassed, isolating the device from the network. This prevents network traffic from affecting the result of any system self-tests and guarantees a collision-free environment.

#### 15.4. Link Integrity Function

The Link Integrity function provides the ability to detect and respond to a 10 BASE-T link failure. When such a failure is detected, the transmitter and receiver are automatically disabled, and the state of the link is reported in LINKSTA (PHYCN.0). The host can disable the link integrity function by clearing LINKINT (PHYCF.6) to '0'. When the link integrity function is disabled, the physical layer will operate regardless of the presence of link pulses.

#### 15.5. Receiver Smart Squelch and Automatic Polarity Correction

The physical layer receiver can detect and correct for noise or incorrect polarity of the received signal. If the receiver Smart Squelch feature is enabled by setting SMSQ (PHYCF.7) to '1', the receiver circuitry performs a combination of amplitude and timing measurements (in accordance with IEEE 802.3) to determine the validity of received data. This prevents noise from falsely triggering the receiver in the absence of valid data.

Automatic polarity correction can automatically detect and correct the polarity of the received data to compensate for a wiring error at either end of the 10 BASE-T cable. When automatic polarity correction is enabled by setting AUTOPOL (PHYCF.1) to '1', the polarity of the receive data is indicated in POLREV (PHYCN.1). When automatic polarity detection is disabled, the polarity of the receive data can be manually reversed by setting REVPOL (PHYCF.0) to '1'.

#### **15.6.** Transmitter Jabber Function

Provides the ability to automatically disable the transmitter if software attempts to transmit a packet longer than the maximum allowed packet length (per IEEE 802.3). The host processor will be notified via the Jabber Detected Interrupt if a jabber condition is automatically handled by the hardware. Enabling the jabber function is recommended to ensure that the embedded system using the CP2200/1 for Ethernet communication does not generate a jabber condition on the wire.



## 15.7. Initializing the Physical Layer

The physical layer should be configured to the desired mode prior to setting the enable bit PHYEN (PHYCN.7). The following procedure should be used to initialize the physical layer:

Step 1: If auto-negotiation is used, implement the synchronization procedure in Section 15.2 on page 88.

- Step 2: Disable the physical layer by writing 0x00 to the PHYCN register.
- Step 3: Configure Desired Options using the PHYCN and PHYCF registers:
  - 1. Specify the Duplex Mode or enable Auto-Negotiation.
  - 2. Enable or Disable Loopback Mode.
  - 3.Disable the transmitter power save mode (TXPWR = 0x80).
  - 4.Enable the desired functions such as Receiver Smart Squelch, Automatic Polarity Correction, Link Integrity, Jabber Protection, and PAUSE packet capability advertisement.
  - 5.If Automatic Polarity Correction is disabled, manually set the desired polarity.
- Step 4: Enable the physical layer:
  - 1.Enable the physical layer (PHYEN = 1).
  - 2.Wait for the physical layer to power up. See Physical Layer Startup Time in Table 22 on page 93. 3.Enable the transmitter and receiver (TXEN = 1 and RXEN = 1).
- Step 5: Wait for auto-negotiation to complete. If auto-negotiation is not enabled, software may wait for a valid link or go directly to MAC Initialization.
- Step 6: Enable the desired Activity, Link, or Activity/Link LEDs using the Register 15, "IOPWR: Port Input/ Output Power Register," on page 45.
- Step 7: Initialize the MAC to the same duplex mode reported by the physical layer in the PHYCN register.
- Note: Step 6 and Step 7 are repeated in the reset initialization procedure. Software only needs to perform these steps once.



R/W	R/W	R/W	R/W or RO	R/W	R	R	R	Reset Value
PHYEN	N TXEN	RXEN	DPLXMD	LBMD	LPRFAULT	POLREV	LINKSTA	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x78
Important	Note: When us							
		•	•		nd RXEN to 1		•	
				$S(P \sqcap I \sqsubset N)$	TXEN, and R		inen set it ba	
Bit 7:	PHYEN: Phys					6		
	0: The physica							
Bit 6:	1: The physica TXEN: Transn			mai power	state and is to	illy functiona	11.	
Dit 0.	0: Physical La			d in a low-i	nower state P	acket transr	nission and	l ink Pulse
	Generation Fu	•	•		of the state.			
	1. Physical lay	ver's transm	itter is enable	ed.				
Bit 5:	RXEN: Receiv							
	0: Physical lay	er's receive	er is placed ir	n a low-pow	ver state. Pack	et reception	is disabled	
	1: Physical lay							
Bit 4:	DPLXMD: Full	•						
	Note: This bit			Vegotiation	is enabled.			
	0: Half-duplex							
Bit 3:	1: Full-duplex LBMD: Loopba							
Dit 0.	Note: Loopba			disabled if	a jabber cond	ition is dete	cted	
	0: Loopback n							
	1: Loopback n							
Bit 2:	LPRFAULT: Li	nk Partner I	Remote Faul	t (Local Fau	ult) Indicator			
	0: Normal ope							
	1: The link par							
	condition can			itter is disat	bled and link p	ulses are no	o longer gen	erated.
Bit 1:	POLREV: Pola 0: Incorrect lin			hotootod				
	1: Incorrect lin				s heen automa	atically reve	haer	
Bit 0:	LINKSTA: Link			polarity na			30 <b>0</b> .	
	0: Link is bad.							
	1: Link is good	ł.						

## Register 70. PHYCN: Physical Layer Control Register



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SMSQ	LINKINTG	JABBER	AUTONEG	Reserved	ADPAUSE	AUTOPOL	REVPOL	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address: 0x79
Bit 7:	SMSQ: Rece 0: Receiver S 1: Receiver S	Smart Sque		ed.				
Bit 6:	LINKINT: Lin Note: When e and update L 0: Link integr 1. Link integr	enabled, th INKSTA (F	e link integrity PHYCN.0) if a n is disabled.	y function w		ally disable t	the transmi	itter and receiver
Bit 5:	Note: When of jabber condit 0: Jabber pro	enabled, th ion is dete otection fur	cted.	ection func		natically dis	sable loopt	back mode if a
Bit 4:	AUTONEG: AUTONEG: AUTONEG: AUTONEG: Auto-Nego	Auto-Nego otiation fun	tiation Enable	e Bit led.				
Bit 3:	Reserved. R	ead = 0b; I	Must write 0b.					
Bit 2:		during aut		) that the C				cket capability.
Bit 1:	AUTOPOL: A 0: Automatic	Automatic I receiver p	Polarity Corre	ction Enabl tion is disab	e Bit led.			capability.
Bit 0:	REVPOL: Pc Note: This bi 0: The receiv 1: The receiv	blarity Reve t is ignored ver polarity	ersal Bit I if Automatic is normal.			abled.		

## Register 71. PHYCF: Physical Layer Configuration Register



R	R	R	R	R	R	R	R	Reset Value
LGCILF	LGCLSF	AKDLF	AKDAMF	AKDCMF	ABDLF	ABDAKMF	ABDABMF	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Address:
								0x80
Note: The	e Auto-Negoti	ation states	and error t	ypes are de	scribed in	Clause 28 of	IEEE 802.3	
Bit 7:	LGCILF: Linl	k Good Ch	ock Incomp	atible Link F	ailura			
DIL 7.	0: Normal op				allule			
	1: Auto-nego		d due to an	incompatibl	le link			
Bit 6:	LGCLSF: Lir							
Dit 0.	0: Normal op							
	1. Auto-nego		d due to a l	ink fault				
Bit 5:	AKDLF: Ack							
	0: Normal op							
	1: Auto-nego		d due to la	ck of reception	on of fast l	ink pulses.		
Bit 4:	AKDAMF: A					•		
	0: Normal op	•		Ũ				
	1: Auto-nego	tiation faile	d due to re	ception of a	link code v	word with the	ACK bit clea	ared.
Bit 3:	AKDCMF: A	cknowledge	e Detect Co	nsistency M	atch Failu	re		
	0: Normal op	peration.						
	1: Auto-nego	tiation faile	d due to re	ception of in	consistent	link code wo	rds.	
Bit 2:	ABDLF: Abil		ink Failure					
	0: Normal op							
	1: Auto-nego					ink pulses.		
Bit 1:	ABDAKMF:		ct Acknowle	edge Match	Failure			
	0: Normal op			_				
					of link code	e word(s) with	n the ACK bi	t set.
Bit 0:	ABDABMF:	•	ct Ability Ma	atch Failure				
	0: Normal op							
	1: Auto-nego	Dilation faile	a due to the	e lack of rec	eption of th	nree consecu	tive link cod	e words.

## Register 72. PHYSTA: Physical Layer Status Register

## Table 22. 10BASE-T Interface DC Electrical Characteristics

 $V_{DD}$  = 3.1 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameters	Conditions	Min	Тур	Max	UNITS
Transmitter Differential Output Voltage (Peak)		2.2	2.5	2.8	V
Receiver Normal Squelch Level (Peak)		_	585	—	mV
Receiver Low Squelch Level		_	330	—	mV
Physical Layer Startup Time		_	1	—	ms



#### Table 23. 10BASE-T Transmit Switching Characteristics

 $V_{DD}$  = 3.1 to 3.6 V, -40 to +85 °C unless otherwise specified.

Symbol	Parameters	Min	Тур	Max	UNITS
T <sub>TXJIT</sub>	TX Pair Jitter into 100 $\Omega$ Load	_	1	—	ns
T <sub>TXHLD</sub>	TX Pair Positive Hold time at End of Packet		200	—	ns
T <sub>TXRET</sub>	TX Pair Return to $\leq$ 50 mV after Last Positive Transition		210	_	ns

#### Table 24. 10BASE-T Receive Switching Characteristics

 $V_{DD}$  = 3.1 to 3.6 V, -40 to +85 °C unless otherwise specified.

Symbol	Description	Min	Тур	Max	UNITS
T <sub>RXJIT</sub>	Allowable Received Jitter		_	±13.5	ns
T <sub>CSA</sub>	Carrier Sense Assertion Delay	_	400		ns
T <sub>IPB</sub>	Invalid Preamble Bits after Assertion of Carrier Sense	2	_	2	bits
T <sub>CSD</sub>	Carrier Sense Deassertion Delay		200	—	ns





Figure 19. 10BASE-T Transmit










Figure 21. 10BASE-T Link Integrity

#### Table 25. 10BASE-T Link Integrity Switching Characteristics

 $V_{DD}$  = 3.1 to 3.6 V, -40 to +85 °C unless otherwise specified.

Symbol	Description	Min	Тур	Max	UNITS
T <sub>TXLP1</sub>	First Transmitted Link Pulse after Last Transmitted Packet	—	16		ms
T <sub>TXLP2</sub>	Time Between Transmitted Link Pulses		16	—	ms
T <sub>TXLPW</sub>	Width of Transmitted Link Pulses	80	100	210	ns
T <sub>RXLP1</sub>	Received Link Pulse Separation	8		24	ms
T <sub>LPLED</sub>	Last Receive Activity to Link Fail		150	_	ms



## 16. Parallel Interface


The CP2200/1 has an 8-bit parallel host interface used to access the direct registers on the device. The parallel interface supports multiplexed or non-multiplexed operation using the Intel<sup>®</sup> or Motorola<sup>®</sup> bus format. The MUXEN pin can be driven high to place the device in multiplexed operation or driven low to select non-multiplexed operation. The MOTEN pin can be driven high to place the device the device in Motorola bus format or driven low to place the device in Intel bus format.

#### Notes:

- 1. The CP2201 (28-pin package) can only be used in multiplexed mode.
- 2. The PCB traces connecting RD, WR, CS, ALE, and all address and data lines should be matched such that the propagation delay does not vary by more than **5 ns** between any two signals.

A parallel interface read or write operation typically requires 260 ns (non-multiplexed) or 300 ns (multiplexed) to transfer one byte of data. If back-to-back operations are scheduled on a non-multiplexed bus, data rates up to 30 Mbps can be achieved. Tables 26 through 29 provide detailed information about bus timing in each mode.


#### 16.1. Non-Multiplexed Intel Format




Notes:

1.  $\overline{\text{CS}}$  must be asserted with or before  $\overline{\text{RD}}$ .

2. WR must remain de-asserted during a READ.





2. RD must remain de-asserted during a WRITE.



96

## Figure 23. Nonmuxed Intel WRITE

Symbol	Description	Min	Тур	Max	UNITS
T <sub>AS</sub>	Address Setup Time (Read/Write)	30	_		ns
T <sub>RD</sub>	RD Low Pulse Width (Read)	160	—		ns
T <sub>VD1</sub>	RD Falling to Valid Data Out (Read)	_	_	140	ns
T <sub>VD2</sub>	RD Rising to Data Bus Tri-State (Read)	_	60	—	ns
T <sub>WR</sub>	WR Low Pulse Width (Write)	120	—	—	ns
T <sub>DS</sub>	Data Setup Time (Write)	40	_	—	ns
T <sub>DH</sub>	Data Hold Time (Write)	20	—	—	ns
T <sub>AHR</sub>	Address Hold Time (Read)	30	—	—	ns
T <sub>AHW</sub>	Address Hold Time (Write)	30	_	—	ns
T <sub>HOLD</sub>	Hold Delay (Read/Write)	60	—	—	ns

### Table 26. Non-Multiplexed Intel Mode AC Parameters



## 16.2. Multiplexed Intel Format





Figure 24. Multiplexed Intel READ








Parameter	Description	Min	Тур	Max	UNITS
T <sub>ALE1</sub>	ALE High Pulse Width	40	—		ns
T <sub>ALE2</sub>	ALE Falling to RD/WR Falling	40	—	—	ns
T <sub>AS</sub>	Address Setup Time (Read/Write)	40	—	—	ns
T <sub>AH</sub>	Address Hold Time (Read/Write)	40	—	—	ns
T <sub>RD</sub>	RD Low Pulse Width	160	—	—	ns
T <sub>VD1</sub>	RD Falling to Valid Data Out	_	—	140	ns
T <sub>VD2</sub>	RD Rising to Data Bus Tri-State		60	—	ns
T <sub>WR</sub>	WR Low Pulse Width	120	—	—	ns
T <sub>DS</sub>	Data Setup Time (Write)	40	—	—	ns
T <sub>DH</sub>	Data Hold Time (Write)	40	—	—	ns
T <sub>HOLD</sub>	Hold Delay (Read/Write)	60			ns

 Table 27. Multiplexed Intel Mode AC Parameters




## 16.3. Non-Multiplexed Motorola Format



Note: /CS must be asserted with or before /DS.

Figure 26. Nonmuxed Motorola READ



Note: /CS must be asserted with or before /DS.






Parameter	Description	Min	Тур	Max	UNITS
T <sub>AS</sub>	Address Setup Time (Read/Write)	30	—		ns
T <sub>RWS</sub>	R/W Setup Time (Read/Write)	30	—	—	ns
T <sub>DSR</sub>	DS Low Pulse Width (Read)	160	—	—	ns
T <sub>VD1</sub>	DS Falling to Valid Data Out (Read)		—	140	ns
T <sub>VD2</sub>	DS Rising to Data Bus Tri-State (Read)		60	—	ns
T <sub>DSW</sub>	DS Low Pulse Width (Write)	120	—	—	ns
T <sub>DS</sub>	Data Setup Time (Write)	40	—	—	ns
T <sub>DH</sub>	Data Hold Time (Write)	20	—		ns
T <sub>AHR</sub>	Address Hold Time (Read)	30	—		ns
T <sub>AHW</sub>	Address Hold Time (Write)	30	_		ns
T <sub>RWH</sub>	R/W Hold Time (Read/Write)	20	—	—	ns
T <sub>HOLD</sub>	Hold Delay (Read/Write)	60		—	ns




## 16.4. Multiplexed Motorola Format



Note: /CS must be asserted with or before /DS.

#### Figure 28. Multiplexed Motorola READ



Note: /CS must be asserted with or before /DS.

#### Figure 29. Multiplexed Motorola WRITE



Parameter	Description	Min	Тур	Max	UNITS
T <sub>AS1</sub>	AS High Pulse Width (Read/Write)	40	—	—	ns
T <sub>AS2</sub>	AS Falling to DS Falling (Read/Write)	40	—	—	ns
T <sub>AS</sub>	Address Setup Time (Read/Write)	40	—	—	ns
T <sub>AH</sub>	Address Hold Time (Read/Write)	40	—	—	ns
T <sub>RWS</sub>	R/W Setup Time (Read/Write)	40	—	—	ns
T <sub>DSR</sub>	DS Low Pulse Width (Read)	160	—	—	ns
T <sub>VD1</sub>	DS Falling to Valid Data Out (Read)	_	—	140	ns
T <sub>VD2</sub>	DS Rising to Data Bus Tri-State (Read)	_	60	—	ns
T <sub>DSR</sub>	DS Low Pulse Width (Write)	120	—	—	ns
T <sub>DS</sub>	Data Setup Time (Write)	40	—	—	ns
T <sub>DH</sub>	Data Hold Time (Write)	60	—	_	ns
T <sub>RWH</sub>	R/W Hold Time (Read/Write)	60	—	_	ns
T <sub>HOLD</sub>	Hold Delay (Read/Write)	60	—	—	ns

Table 29. Multiplexed Motorola Mode AC Parameters




# 17. Revision-Specific Behavior


This chapter contains behavioral differences between CP220x "REV C" and behavior as stated in the data sheet.

## 17.1. Revision Identification

The Lot ID Code on the top side of the device package can be used for decoding device revision information. On CP220x devices, the revision letter is the first letter of the Lot ID Code.

Figures 30 and 31 show how to find the Lot ID Code on the top side of the device package.








Figure 31. Device Package—QFN 28



## 17.2. MAC Address Filtering

#### Problem

For unicast packets received over the Ethernet wire, the receive filter only validates the first 5 bytes of the 6-byte Ethernet MAC Address. Any packet addressed to a device whose MAC address only differs in the 6th byte will be allowed to pass through the receive filter.

### Workaround

The Ethernet driver on the host controller should verify that the 6th byte of each packet (i.e., the final byte of the MAC address) matches its assigned MAC address. If it detects a mismatch, the packet should be discarded by writing 1 to the RXSKIP bit.

#### Implications on Throughput

This behavior does not slow down the rate which the embedded system can send or receive packets, since the CP220x must receive and filter all packets on the network. However, it can interrupt the host controller for received packets addressed to another device with a similar MAC address (where the only difference is in the 6th byte) on the same subnet. On a managed switch network, present on most corporate LANs, the effect of this behavior is minimal due to the fact that the managed switch filters out unicast packets not addressed to the receiving Ethernet device.



# **DOCUMENT CHANGE LIST**

## **Revision 0.4 to Revision 0.41**

 Modified Figure 2, "Typical Connection Diagram (Non-Multiplexed)," on page 6 and Figure 3, "Typical Connection Diagram (Multiplexed)," on page 7 for improved EMI emmissions and common mode stability.

## **Revision 0.41 to Revision 1.0**

- Added Maximum Supply Current specification in Table 2 on page 9.
- Updated the maximum XTAL1 Input Low Voltage specification from 0.8 to 0.7 V (see Table 8 on page 20).
- Updated the maximum RST Input Pullup Current specification from 40 to 50 μA (see Table 13 on page 42).
- Updated the Non-Multiplexed EMIF address hold time from 20 to 30 ns and the T<sub>vd2</sub> specification from 40 to 60 ns. Note that the T<sub>hold</sub> specification is unchanged from its value of 60 ns; therefore, changes to host timing will not be required in most applications. See Section 16 on page 96.
- Added a Revision-Specific Behavior chapter. See Section 17 on page 104.
- Removed text indicating that all packets on the wire can be received and buffered by the CP220x.







#### **Simplicity Studio**

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

## http://www.silabs.com