Contents

1	Block dia	agram an	d pin description	5
2	Electrica	I specific	ation	7
	2.1	Absolute	maximum ratings	7
	2.2	Thermal	data	8
	2.3	Main elec	trical characteristics	8
	2.4	Waveform	ns	20
	2.5	Electrical	characteristics curves	22
3	Protectio	ns		
	3.1	Power lim	nitation	
	3.2	Thermal	shutdown	
	3.3	Current li	mitation	
	3.4	Negative	voltage clamp	
4	Applicati	on inforr	nation	27
	4.1	GND prot	ection network against reverse battery	27
		4.1.1	Diode (DGND) in the ground line	
	4.2	Immunity	against transient electrical disturbances	
	4.3	MCU I/Os	s protection	
	4.4	Multisens	e - analog current sense	
		4.4.1	Principle of Multisense signal generation	
		4.4.2	TCASE and VCC monitor	
-		4.4.3	Short to VCC and OFF-state open-load detection	
5		-	netization energy (VCC = 16 V)	
6	•		B thermal data	
			O-16 thermal data	
7	Package	informat	ion	
	7.1	PowerSS	O-16 package information	
	7.2		O-16 packing information	
	7.3	PowerSS	O-16 marking information	
8	Order co	des		
9	Revision	history .		45



2/46

List of tables

Table 1: Pin functions	5
Table 2: Suggested connections for unused and not connected pins	6
Table 3: Absolute maximum ratings	7
Table 4: Thermal data	8
Table 5: Power section	8
Table 6: Switching	9
Table 7: Logic inputs	
Table 8: Protections	
Table 9: MultiSense	11
Table 10: Truth table	-
Table 11: MultiSense multiplexer addressing	
Table 12: ISO 7637-2 - electrical transient conduction along supply line	
Table 13: MultiSense pin levels in off-state	
Table 14: PCB properties	
Table 15: Thermal parameters	
Table 16: PowerSSO-16 mechanical data	
Table 17: Reel dimensions	
Table 18: PowerSSO-16 carrier tape dimensions	42
Table 19: Device summary	
Table 20: Document revision history	45



List of figures

Figure 1: Block diagram	5
Figure 2: Configuration diagram (top view)	6
Figure 3: Current and voltage conventions	7
Figure 4: IOUT/ISENSE versus IOUT	
Figure 5: Current sense precision vs. IOUT	.16
Figure 6: Switching time and Pulse skew	
Figure 7: MultiSense timings (current sense mode)	
Figure 8: Multisense timings (chip temperature and VCC sense mode)	.18
Figure 9: TDSKON	
Figure 10: Latch functionality - behavior in hard short circuit condition (TAMB << TTSD)	.20
Figure 11: Latch functionality - behavior in hard short circuit condition	
Figure 12: Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)	.21
Figure 13: Standby mode activation	.21
Figure 14: Standby state diagram	.22
Figure 15: OFF-state output current	.22
Figure 16: Standby current	.22
Figure 17: IGND(ON) vs. Tcase	.23
Figure 18: Logic Input high level voltage	.23
Figure 19: Logic Input low level voltage	.23
Figure 20: High level logic input current	.23
Figure 21: Low level logic input current	.23
Figure 22: Logic Input hysteresis voltage	.23
Figure 23: FaultRST Input clamp voltage	.24
Figure 24: Undervoltage shutdown	.24
Figure 25: On-state resistance vs. Tcase	.24
Figure 26: On-state resistance vs. VCC	.24
Figure 27: Turn-on voltage slope	.24
Figure 28: Turn-off voltage slope	.24
Figure 29: Won vs. Tcase	.25
Figure 30: Woff vs. Tcase	.25
Figure 31: ILIMH vs. Tcase	.25
Figure 32: OFF-state open-load voltage detection threshold	.25
Figure 33: Vsense clamp vs. Tcase	.25
Figure 34: Vsenseh vs. Tcase	.25
Figure 35: Application diagram	.27
Figure 36: Simplified internal structure	.27
Figure 37: MultiSense and diagnostic – block diagram	.29
Figure 38: MultiSense block diagram	.30
Figure 39: Analogue HSD – open-load detection in off-state	.31
Figure 40: Open-load / short to VCC condition	.32
Figure 41: GND voltage shift	.33
Figure 42: Maximum turn off current versus inductance	
Figure 43: PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)	
Figure 44: PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)	
Figure 45: PowerSSO-16 Rthj-amb vs PCB copper area in open box free air condition	.37
Figure 46: PowerSSO-16 thermal impedance junction ambient single pulse	.37
Figure 47: Thermal fitting model for PowerSSO-16	
Figure 48: PowerSSO-16 package dimensions	
Figure 49: PowerSSO-16 reel 13"	
Figure 50: PowerSSO-16 carrier tape	
Figure 51: PowerSSO-16 schematic drawing of leader and trailer tape	
Figure 52: PowerSSO-16 marking information	.43

4/46



1

Block diagram and pin description





Figure 1: Block diagram

Table 1: Pin functions

Name	Function
Vcc	Battery connection.
OUTPUT _{0,1,2,3}	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT _{0,1,2,3}	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. It controls output switch state.
MultiSense	Multiplexed analog sense output pin; it delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEn	Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the MultiSense diagnostic pin.
SEL _{0,1,2}	Active high compatible with 3 V and 5 V CMOS outputs pin; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3 V and 5 V CMOS outputs pin; it unlatches the output in case of fault; If kept low, sets the outputs in auto-restart mode.

57








Connection / pin	MultiSense	N.C.	Output	Input	SEn, SELx, FaultRST
Floating	Not allowed	X ⁽¹⁾	Х	Х	Х
To ground	Through 1 kΩ resistor	Х	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

Notes:

⁽¹⁾X: do not care.

6/46







 $V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 3: "Absolute maximum ratings"* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
Vcc	DC supply voltage	38	v
-Vcc	Reverse DC supply voltage	0.3	V
Vссрк	Maximum transient supply voltage (ISO 16750-2:2010 Test B clamped to 40V; R_L = 4 Ω)	40	V
Vccjs	Maximum jump start voltage for single pulse short circuit protection	28	V
-Ignd	DC reverse ground pin current	200	mA
Іоит	OUTPUT _{0,1,2,3} DC output current	Internally limited	A
-lout	Reverse DC output current	4	
l _{in}	INPUT _{0,1,2,3} DC input current		
ISEn	SEn DC input current	-1 to 10	m ^
ISEL	SEL _{0,1,2} DC input current	-11010	mA
I _{FR}	FaultRST DC input current		
Vfr	FaultRST DC input voltage	7.5	V

Table 3: Absolute maximum ratings



VNQ7140AJ

Electrical sp	pecification
---------------	--------------

Symbol	Parameter	Value	Unit
I _{SENSE}	MultiSense pin DC output current (V _{GND} = V _{CC} and V _{SENSE} < 0 V)	10	mA
	MultiSense pin DC output current in reverse ($V_{CC} < 0 V$)	-20	
E _{MAX}	Maximum switching energy (single pulse) (T _{DEMAG} = 0.4 ms; T _{jstart} = 150 °C)	10	mJ
V _{ESD}	Electrostatic discharge (JEDEC 22A-114F) INPUT_{0,1,2,3} MultiSense SEn, SEL_{0,1,2}, FaultRST OUTPUT_{0,1,2,3} V_{CC} 	4000 2000 4000 4000 4000	<pre></pre>
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
Tj	Junction operating temperature	-40 to 150	
T _{stg}	Storage temperature	-55 to 150	- °C

2.2 Thermal data

Table 4: Thermal data

Symbol	Parameter	Typ. value	Unit
Rthj-board	Thermal resistance junction-board (JEDEC JESD 51-5 / 51-8) (1)(2)	7.7	
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-5) ⁽¹⁾⁽³⁾	61	°C/W
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-7) ⁽¹⁾⁽²⁾	26.8	

Notes:

⁽¹⁾One channel ON.

 $^{(2)}\mbox{Device}$ mounted on four-layers 2s2p PCB.

 $^{(3)}\mbox{Device}$ mounted on two-layers 2s0p PCB with 2 cm² heatsink copper trace.

2.3 Main electrical characteristics

7 V < V_{CC} < 28 V; -40°C < $T_{\rm j}$ < 150°C, unless otherwise specified.

All typical values refer to V_{CC} = 13 V; T_j = 25°C, unless otherwise specified.

Table 5: Power section	Table	5:	Power	section
------------------------	-------	----	-------	---------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vcc	Operating supply voltage		4	13	28	
Vusd	Undervoltage shutdown				4	
VUSDReset	Undervoltage shutdown reset				5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.3		
		$I_{OUT} = 1 \text{ A}; T_j = 25^{\circ}\text{C}$		140		
Ron	On-state resistance ⁽¹⁾	Iout = 1 A; T _j = 150°C			280	mΩ
		$I_{OUT} = 1 \text{ A}; V_{CC} = 4 \text{ V}; T_j = 25^{\circ}\text{C}$			210	



VNQ7140AJ

Electrical specification

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Μ.		$I_S = 20 \text{ mA}; T_j = -40^{\circ}C$	38			V
V _{clamp}	Clamp voltage	Is = 20 mA; 25°C < T _j < 150°C	41	46	52	
Istby					0.5	μA
	Supply current in standby at $V_{CC} = 13 V^{(2)}$				0.5	μA
					3	μA
td_stby	Standby mode blanking time		60	300	550	μs
Is(ON)	Supply current			10	16	mA
Ignd(on)	Control stage current consumption in ON state. All channels active.				20	mA
I _{L(off)}	Off-state output current at $V_{CC} = 13 V^{(1)}$		0	0.01	0.5	μA
			0		3	
VF	Output - Vcc diode voltage (1)	Iout = -1 A; T _j = 150°C			0.7	V

Notes:

⁽¹⁾For each channel.

⁽²⁾PowerMOS leakage included.

⁽³⁾Parameter specified by design; not subject to production test.

Table 6: S	Switching
------------	-----------

V _{CC} = 13 V; -40°C < T _j < 150°C, unless otherwise specified								
Symbol Parameter Test conditions Min. Typ. Max.								
t _{d(on)} ⁽¹⁾	Turn-on delay time at $T_j = 25^{\circ}C$	10	70	120				
t _{d(off)} ⁽¹⁾	Turn-off delay time at $T_j = 25^{\circ}C$	R _L = 13 Ω	10	40	100	μs		
(dVout/dt)on ⁽¹⁾	Turn-on voltage slope at $T_j = 25^{\circ}C$	R∟ = 13 Ω	0.1	0.29	0.7			
(dVout/dt)off ⁽¹⁾	Turn-off voltage slope at $T_j = 25^{\circ}C$	$R_L = 15 \Omega$	0.1	0.35	0.7	V/µs		
Won	Switching energy losses at turn-on (twon)	$R_L = 13 \ \Omega$		0.15	0.2 ⁽²⁾	mJ		
WOFF Switching energy losses at turn-off (twoff)		$R_L = 13 \ \Omega$		0.1	0.18 ⁽²⁾	mJ		
tskew ⁽¹⁾	Differential Pulse skew (t _{PHL} - t _{PLH})	$R_L = 13 \ \Omega$	-90	-40	10	μs		

Notes:

⁽¹⁾See Figure 6: "Switching time and Pulse skew"

⁽²⁾Parameter guaranteed by design and characterization; not subject to production test.



ecilication	Tab	le 7: Logic inputs				
7 V < V _{cc} <	: 28 V; -40°C < T _j < 150°C					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
INPUT _{0,1,2,3}	characteristics					
VIL	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} = 0.9 V	1			μA
VIH	Input high level voltage		2.1			V
Ін	High level input current	V _{IN} = 2.1 V			10	μA
VI(hyst)	Input hysteresis voltage		0.2			V
		I _{IN} = 1 mA	5.3		7.2	
VICL	Input clamp voltage	I _{IN} = -1 mA		-0.7		V
FaultRST o	characteristics		•			
VFRL	Input low level voltage				0.9	V
I _{FRL}	Low level input current	V _{IN} = 0.9 V	1			μA
Vfrh	Input high level voltage		2.1			V
I _{FRH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{FR(hyst)}	Input hysteresis voltage		0.2			V
		I _{IN} = 1 mA	5.3		7.5	
VFRCL	Input clamp voltage	I _{IN} = -1 mA		-0.7		V
SEL _{0,1,2} ch	aracteristics (7 V < V _{CC} < 18 V)		•		•	
VSELL	Input low level voltage				0.9	V
ISELL	Low level input current	V _{IN} = 0.9 V	1			μA
VSELH	Input high level voltage		2.1			V
ISELH	High level input current	V _{IN} = 2.1 V			10	μA
V _{SEL(hyst)}	Input hysteresis voltage		0.2			V
N/		I _{IN} = 1 mA	5.3		7.2	
VSELCL	Input clamp voltage	I _{IN} = -1 mA		-0.7		V
SEn chara	cteristics (7 V < V _{cc} < 18 V)					
VSEnL	Input low level voltage				0.9	V
ISEnL	Low level input current	V _{IN} = 0.9 V	1			μA
VSEnH	Input high level voltage		2.1			V
I _{SEnH}	High level input current	V _{IN} = 2.1 V			10	μA
VSEn(hyst)	Input hysteresis voltage		0.2			V
		I _{IN} = 1 mA	5.3		7.2	
VSEnCL	Input clamp voltage	I _{IN} = -1 mA		-0.7		V

Table 8: Protections

7 V < V _{CC} < 18 V; -40°C < T _j < 150°C								
Symbol	I Parameter Test conditions Min. Typ. Max.							
	DC abort airquit aurrant	Vcc = 13 V	8	12	16	^		
ILIMH	DC short circuit current	4 V < Vcc < 18 V ⁽¹⁾			16	А		

10/46



7 V < Vcc < 7	18 V; -40°C < T _j < 150°C					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ILIML	Short circuit current during thermal cycling	$V_{CC} = 13 \text{ V};$ $T_{R} < T_{j} < T_{TSD}$		4		
T _{TSD}	Shutdown temperature		150	175	200	
T _R	Reset temperature ⁽¹⁾		T _{RS} + 1	T _{RS} + 7		
T _{RS}	Thermal reset of fault diagnostic indication	$V_{FR} = 0 V; V_{SEn} = 5 V$	135			°C
THYST	Thermal hysteresis (T _{TSD} - T _R) ⁽¹⁾			7		
ΔT_{J_SD}	Dynamic temperature	$T_j = -40^{\circ}C; V_{CC} = 13 V$		60		К
tlatch_rst ⁽¹⁾	Fault reset time for output unlatch	$V_{FR} = 5 V \text{ to } 0 V;$ $V_{SEn} = 5 V$ • E.g. Ch ₀ $V_{IN0} = 5 V;$ $V_{SEL0,1,2} = 0 V$	3	10	20	μs
N	Turn-off output voltage	I _{OUT} = 1 A; L = 6 mH; T _j = -40°C	Vcc - 38			V
V _{DEMAG}	clamp	I _{OUT} = 1 A; L = 6 mH; T _j = 25°C to 150°C	Vcc - 41	Vcc - 46	Vcc - 52	V
Von	Output voltage drop limitation	Iout = 0.07 A		20		mV

Notes:

⁽¹⁾Parameter guaranteed by design and characterization; not subject to production test.

7 V < V _{CC} < 18 V; -40°C < T _j < 150°C									
Symbol Parameter Test conditions Min. Typ. Max.									
	MultiSense clamp	V _{SEn} = 0 V; I _{SENSE} = 1 mA	-17		-12	V			
Vsense_cl	voltage	$V_{SEn} = 0 V$; $I_{SENSE} = -1 mA$		7		v			
Current Sense	characteristics								
K _{OL}	I _{OUT} /I _{SENSE}	Iout = 0.01 A; Vsense = 0.5 V; Vsen = 5 V	330						
dK _{cal} /K _{cal} ⁽¹⁾⁽²⁾ Current sense ratio drift at calibration point		$I_{OUT} = 0.01 \text{ A to } 0.025 \text{ A};$ $I_{cal} = 17.5 \text{ mA}; \text{ V}_{SENSE} = 0.5 \text{ V};$ $V_{SEn} = 5 \text{ V}$	-30		30	%			
Kled	IOUT/ISENSE	$I_{OUT} = 0.025 \text{ A}; \text{ V}_{SENSE} = 0.5 \text{ V};$ $\text{V}_{SEn} = 5 \text{ V}$	330	580	830				
dK _{LED} /K _{LED} ⁽¹⁾⁽²⁾	Current sense ratio drift	$\label{eq:out_sense} \begin{split} I_{\text{OUT}} &= 0.025 \text{ A}; \text{V}_{\text{SENSE}} = 0.5 \text{V}; \\ \text{V}_{\text{SEn}} &= 5 \text{V} \end{split}$	-25		25	%			
K ₀ I _{OUT} /I _{SENSE}		$I_{OUT} = 0.070 \text{ A}; \text{ V}_{SENSE} = 0.5 \text{ V};$ $V_{SEn} = 5 \text{ V}$	375	550	720				
dK ₀ /K ₀ ⁽¹⁾⁽²⁾	Current sense ratio drift	$\label{eq:lout} \begin{split} I_{\text{OUT}} &= 0.070 \text{ A}; \text{V}_{\text{SENSE}} = 0.5 \text{ V}; \\ \text{V}_{\text{SEn}} &= 5 \text{ V} \end{split}$	-20		20	%			

Table 9: MultiSense



7 V < Vcc < 18	V; -40°C < T _j < 150°C					[
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K1	Iout/Isense	$I_{OUT} = 0.15 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{SEn} = 5 \text{ V}$	365	520	675	
dK ₁ /K ₁ ⁽¹⁾⁽²⁾	Current sense ratio drift	$I_{OUT} = 0.15 \text{ A}; \text{ V}_{SENSE} = 4 \text{ V};$ $V_{SEn} = 5 \text{ V}$	-15		15	%
K ₂	Iout/Isense	$ I_{OUT} = 0.7 \text{ A}; V_{SENSE} = 4 \text{ V}; $ $ V_{SEn} = 5 \text{ V} $	380	475	570	
dK ₂ /K ₂ ⁽¹⁾⁽²⁾	Current sense ratio drift	$ I_{OUT} = 0.7 \text{ A}; \text{V}_{\text{SENSE}} = 4 \text{ V}; \\ \text{V}_{\text{SEn}} = 5 \text{ V} $	-10		10	%
K ₃	I _{OUT} /I _{SENSE}	$I_{OUT} = 2 \text{ A}; V_{SENSE} = 4 \text{ V}; V_{SEn} = 5 \text{ V}$	420	470	520	
dK ₃ /K ₃ ⁽¹⁾⁽²⁾	Current sense ratio drift	I _{OUT} = 2 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-5		5	%
		MultiSense disabled: V _{SEn} = 0 V	0		0.5	
		MultiSense disabled: -1 V < V _{SENSE} < 5 V ⁽¹⁾	-0.5		0.5	
ISENSEO	MultiSense leakage current		0		2	μΑ
			0		2	
Vout_msd ⁽¹⁾	Output Voltage for MultiSense shutdown			5		V
Vsense_sat	MultiSense saturation voltage		5			V
Isense_sat ⁽¹⁾	CS saturation current		4			mA
lout_sat ⁽¹⁾	Output saturation current		2.2			A
OFF-state diag	nostic		-	-		
Vol	OFF-state open- load voltage detection threshold	$V_{SEn} = 5 V; Chx OFF; Chx$ diagnostic selected • E.g: Ch ₀ $V_{IN0} = 0 V; V_{SEL0,1,2} = 0 V$	2	3	4	V

12/46



VNQ7140AJ

7 V < V _{CC} < 18 V; -40°C < T _j < 150°C								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
I _{L(off2)}	OFF-state output sink current	$V_{IN} = 0 V; V_{OUT} = V_{OL};$ T _j = -40°C to 125°C	-100		-15	μA		
t dstkon	OFF-state diagnostic delay time from falling edge of INPUT (see <i>Figure 9:</i> "TDSKON")	$V_{SEn} = 5 \text{ V}; \text{ Ch}_X \text{ ON to OFF}$ transition; Ch _X diagnostic selected: • E.g: Ch ₀ $V_{IN0} = 5 \text{ V}$ to 0 V; $V_{SEL0,1,2} = 0 \text{ V}; \text{ V}_{OUT0} = 4 \text{ V};$ $I_{OUT0} = 0 \text{ A}$	100	350	700	μs		
tb_oL_v	Settling time for valid OFF-state open load diagnostic indication from rising edge of SEn				60	μs		
td_vol	OFF-state diagnostic delay time from rising edge of Vout	$V_{SEn} = 5 V; Ch_X OFF;$ Ch _X diagnostic selected: • E.g: Ch ₀ V _{IN0} = 0 V; V _{SEL0,1,2} = 0 V; V _{OUT0} = 0 V to 4 V		5	30	μs		
Chip temperatu	ire analog feedback							
			2.325	2.41	2.495	V		
Vsense_tc	MultiSense output voltage proportional to chip temperature all channels off		1.985	2.07	2.155	V		
			1.435	1.52	1.605	V		
dVsense_tc/dT ⁽¹⁾	Temperature coefficient	T _j = -40 °C to 150 °C		-5.5		mV/ K		
Transfer function	n	$V_{SENSE_TC} (T) = V_{SENSE_TC} (T_0) + dV_{SENSE_TC} (T_0) + dV$	ENSE_TC	/ dT * (T - T ₀)			
Vcc supply volt	age analog feedbac	k						
Vsense_vcc	MultiSense output voltage proportional to V _{CC} supply voltage		3.16	3.23	3.3	V		
Transfer function ⁽³⁾ V _{SENSE_VCC} = V _{CC} / 4								
Fault diagnosti	c feedback (see Tak	ole 10: "Truth table")						
Vsenseh	$V_{\text{SENSEH}} \begin{array}{l} \text{MultiSense output} \\ \text{voltage in fault} \\ \text{condition} \end{array} \begin{array}{l} \text{V}_{\text{CC}} = 13 \text{ V}; \text{ R}_{\text{SENSE}} = 1 \text{ k}\Omega \\ \bullet \text{E.g: } Ch_0 \text{ in open load} \\ \text{V}_{\text{INO}} = 0 \text{ V}; \text{ V}_{\text{SEn}} = 5 \text{ V}; \\ \text{V}_{\text{SEL0,1,2}} = 0 \text{ V}; \text{ I}_{\text{OUTO}} = 0 \text{ A}; \\ \text{V}_{\text{OUTO}} = 4 \text{ V} \end{array}$		5		6.6	V		



7 V < V _{CC} < 18 V; -40°C < T _j < 150°C							
Parameter	Test conditions	Min.	Тур.	Max.	Unit		
MultiSense output current in fault condition	$V_{CC} = 13 \text{ V}; V_{\text{SENSE}} = 5 \text{ V}$	7	20	30	mA		
ings (current sense	mode - see Figure 7: "MultiSense	timings	s (curre	ent sen	se		
Current sense settling time from rising edge of SEn				60	μs		
Current sense disable delay time from falling edge of SEn	$\label{eq:VIN} \begin{array}{l} V_{IN} = 5 \; V; \; V_{SEn} = 0 \; V \; \text{to} \; 5 \; V; \\ R_{SENSE} = 1 \; k\Omega; \; R_{L} = 13 \; \Omega \end{array}$		5	20	μs		
Current sense settling time from rising edge of INPUT			100	250	μs		
Current sense settling time from rising edge of I_{OUT} (dynamic response to a step change of I_{OUT})	$\label{eq:VIN} \begin{array}{l} V_{\text{IN}} = 5 \ \text{V}; \ \text{V}_{\text{SEn}} = 5 \ \text{V}; \\ \text{R}_{\text{SENSE}} = 1 \ \text{k}\Omega; \ \text{I}_{\text{SENSE}} = 90 \ \% \ \text{of} \\ \text{I}_{\text{SENSEMAX}}; \ \text{R}_{\text{L}} = 13 \ \Omega \end{array}$			100	μs		
Current sense turn- off delay time from falling edge of INPUT			50	250	μs		
		ultisen	se timi	ings (cl	hip		
V _{SENSE_TC} settling time from rising edge of SEn				60	μs		
V _{SENSE_TC} disable delay time from falling edge of SEn				20	μs		
		nse tim	ings (d	chip			
V _{SENSE_VCC} settling time from rising edge of SEn				60	μs		
V _{SENSE_VCC} disable delay time from falling edge of SEn	$V_{SEn} = 5 \text{ V to } 0 \text{ V}; V_{SEL0,1,2} = 5 \text{ V};$ RSENSE = 1 k Ω			20	μs		
ings (multiplexer tra	ansition times) ⁽⁴⁾						
MultiSense transition delay from Ch _X to Ch _Y				20	μs		
	Parameter MultiSense output current in fault condition ings (current sense ings (current sense settling time from rising edge of SEn Current sense disable delay time from falling edge of SEn Current sense current sense settling time from rising edge of INPUT Current sense settling time from rising edge of lout (dynamic response to a step change of lout) Current sense turn- off delay time from falling edge of INPUT ings (chip temperat of VCC sense mode) VSENSE_TC settling time from rising edge of SEn VSENSE_TC disable delay time from falling edge of SEn VSENSE_VCC settling time from rising edge of SEn VSENSE_VCC disable delay time from falling edge of SEn VSENSE_VCC disable delay time from falling edge of SEn VSENSE_VCC disable delay time from falling edge of SEn MultiSense transition delay	ParameterTest conditionsMultiSense output current in fault condition $V_{CC} = 13 \text{ V}; \text{ V}_{SENSE} = 5 \text{ V}$ ings (current sense mode - see Figure 7: "MultiSenseCurrent sense setting time from rising edge of SEn $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 0 \text{ V to 5 V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega; \text{ RL} = 13 \Omega$ Current sense disable delay time from falling edge of SEn $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 0 \text{ V to 5 V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega; \text{ RL} = 13 \Omega$ Current sense settling time from rising edge of INPUT $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 5 \text{ V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega; \text{ RL} = 13 \Omega$ Current sense settling time from rising edge of lour (dynamic response to a step change of lour) $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 5 \text{ V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega; \text{ Isense = 5 V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega; \text{ Isense = 5 V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega; \text{ Isense = 5 V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega; \text{ R}_{L} = 13 \Omega$ Current sense turn- off delay time from falling edge of Iour (MPUT $V_{IN} = 5 \text{ V} \text{ to 0 V}; \text{ V}_{SEn} = 5 \text{ V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega; \text{ R}_{L} = 13 \Omega$ VSENSE_TC settling time from rising edge of SEn $V_{SEn} = 0 \text{ V to 5 V}; \text{ V}_{SEL0} = 0 \text{ V}; \text{ V}_{SEL1,2} = 5 \text{ V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega$ VSENSE_VCC disable delay time from falling edge of SEn $V_{SEn} = 0 \text{ V to 5 V}; \text{ V}_{SEL0} = 0 \text{ V}; \text{ V}_{SEL1,2} = 5 \text{ V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega$ VSENSE_VCC disable delay time from falling edge of SEn $V_{SEn} = 5 \text{ V to 0 V}; \text{ V}_{SEL0,1,2} = 5 \text{ V}; \text{ R}_{SENSE} = 1 \text{ k}\Omega$ VSENSE_VCC disable delay time from falling edge of SEn $V_{SEn} = 5 \text{ V to 0 V}; \text{ V}_{SEL0,2} = 5 \text{ V}; \text{ R}_{SENSE} = 1 \text$	ParameterTest conditionsMin.MultiSense output current in fault condition $V_{CC} = 13 \text{ V}; \text{ V}_{SENSE} = 5 \text{ V}$ 7Ings (current sense $V_{CC} = 13 \text{ V}; \text{ V}_{SENSE} = 5 \text{ V}$ 7ings (current sense $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 0 \text{ V}$ to 5 V; RsENSE = 1 k $\Omega; \text{ RL} = 13 \Omega$ Current sense disable delay time from falling edge of SEn $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 0 \text{ V}$ to 5 V; RSENSE = 1 k $\Omega; \text{ RL} = 13 \Omega$ Current sense setting time from rising edge of INPUT $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 0 \text{ V}$ to 5 V; RSENSE = 1 k $\Omega; \text{ RL} = 13 \Omega$ Current sense setting time from rising edge of lour) $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 5 \text{ V};$ RSENSE = 1 k $\Omega; \text{ RL} = 13 \Omega$ Current sense setting time from rising edge of lour (dynamic response to a step change of lour) $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 5 \text{ V};$ RSENSE = 1 k $\Omega; \text{ ISENSE} = 90 \% ofISENSEX; RL = 13 \Omega$ Current sense turn- off delay time from falling edge of SEn $V_{IN} = 5 \text{ V}; \text{ 0 0 V}; \text{ V}_{SEn} = 5 \text{ V};$ RSENSE = 1 k $\Omega; \text{ RSENSE} = 1 \text{ k}\Omega;$ RSENSE = 1 k $\Omega;$ RSENSE = 1 k $\Omega;$ VSENSE_TC settling time from rising edge of SEn $V_{SEn} = 0 \text{ V}$ to 5 V; V_{SEL0} = 0 \text{ V}; VSEL1.2 = 5 V; RSENSE = 1 k $\Omega;$ VSENSE_VCC disable delay time from falling edge of SEn $V_{SEn} = 5 \text{ V}$ to 0 V; V_{SEL0} = 0 \text{ V}; VSEL1.2 = 5 V; RSENSE = 1 k $\Omega;$ VSENSE_VCC disable delay time from falling edge of SEn $V_{SEn} = 5 \text{ V}$ to 0 V; V_{SEL0} = 0 \text{ V}; RSENSE = 1 k $\Omega;$ VSENSE_VCC disable delay time from falling edge of SEn $V_{SEn} = 5 \text{ V}; 00 \text{ V}; V_$	ParameterTest conditionsMin.Typ.MultiSense output current in fault condition $V_{CC} = 13 \text{ V}; \text{ V}_{SENSE} = 5 \text{ V}$ 720ings (current sense mode - see Figure 7: "MultiSense timings (current sense $V_{IN} = 5 \text{ V}; \text{ V}_{SEN} = 0 \text{ V}$ to 5 V; RENNE = 1 K $\Omega; \text{ RL} = 13 \Omega$ 720Current sense disable delay time from falling edge of SEn $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 0 \text{ V}$ to 5 V; RENNE = 1 K $\Omega; \text{ RL} = 13 \Omega$ 5Current sense setting time from rising edge of INPUT $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 5 \text{ V};$ RENNE = 1 K $\Omega; \text{ RL} = 13 \Omega$ 100Current sense setting time from rising edge of lour (dynamic response to a step change of lour) $V_{IN} = 5 \text{ V}; \text{ V}_{SEn} = 5 \text{ V};$ RENNE = 1 K $\Omega; \text{ Isense = 90 % of}$ lensemax; RL = 13 Ω 100Current sense turn- off delay time from falling edge of INPUT $V_{IN} = 5 \text{ V}; \text{ to 0 V}; \text{ V}_{SEn} = 5 \text{ V};$ RENNE = 1 K $\Omega; \text{ Isense = 90 % of}$ lensemax; RL = 13 Ω 50VIN = 5 V to 0 V; VSEn = 5 V; RENNE = 1 K $\Omega; \text{ RL} = 13 \Omega$ 50VSENSE_TC settling time from rising edge of SEnVisen = 0 V to 5 V; VSEL0 = 0 V; VSEL1, 2 = 5 V; RSENSE = 1 k\Omega50VSENSE_TC settling time from rising edge of SEnVSEn = 5 V to 0 V; VSEL0 = 0 V; VSEL1, 2 = 5 V; RSENSE = 1 k\Omega50VSENSE_VCC settling time from rising edge of SEnVSEn = 5 V to 0 V; VSEL0 = 0 V; VSEL1, 2 = 5 V; RSENSE = 1 k\Omega50VSENSE_VCC settling time from rising edge of SEnVSEn = 5 V to 0 V; VSEL0, 1, 2 = 5 V; RSENSE = 1 k\Omega50VSENSE_VCC	ParameterTest conditionsMin.Typ.Max.MultiSense output condition $V_{CC} = 13 V; V_{SENSE} = 5 V$ 72030ings (current sensemode - see Figure 7: "MultiSense timings (current sense setting time from rising edge of SEn $V_{N} = 5 V; V_{SEn} = 0 V to 5 V;$ $R_{SENSE} = 1 k\Omega; R_L = 13 \Omega$ 60Current sense setting time from rising edge of SEn $V_{N} = 5 V; V_{SEn} = 0 V to 5 V;$ $R_{SENSE} = 1 k\Omega; R_L = 13 \Omega$ 520Current sense setting time from rising edge of INPUT $V_{N} = 5 V; V_{SEn} = 5 V;$ $R_{SENSE} = 1 k\Omega; R_L = 13 \Omega$ 100250Current sense setting time from rising edge of low 1 $V_{N} = 5 V; V_{SEn} = 5 V;$ $R_{SENSE} = 1 k\Omega; ISENSE = 90 % ofIseNSEMA; R_L = 13 \Omega$ 100250Current sense setting time from rising edge of low 1 $V_{N} = 5 V; V_{SEn} = 5 V;$ $R_{SENSE} = 1 k\Omega; ISENSE = 90 % ofIseNSEMA; R_L = 13 \Omega$ 100250Current sense to a step change of low 1 $V_{N} = 5 V; 0 0 V; V_{SEn} = 5 V;$ $R_{SENSE} = 1 k\Omega; R_L = 13 \Omega$ 50250Current sense turn- off delay time from raling edge of SEn $V_{N} = 5 V; 0 0 V; V_{SEn} = 5 V;$ $R_{SENSE} = 1 k\Omega; R_L = 13 \Omega$ 60VSENE_rc settling time from rising edge of SEn $V_{SEn} = 5 V; 0 0 V; V_{SEn} = 0 V;$ $V_{SEL1,2} = 5 V; R_{SENSE} = 1 k\Omega$ 60VSENE_rc settling time from rising edge of SEn $V_{SEn} = 5 V; 0 0 V; V_{SEL0} = 0 V;$ $V_{SEL1,2} = 5 V; R_{SENSE} = 1 k\Omega$ 20Ings (Vcc voltage sense mode - see Figure 8: "Multisense timings (chip dVCC sense mode)") ⁽⁴⁾ V_{SEn}		

14/46



VNQ7140AJ

7 V < V _{CC} < 18 V; -40°C < T _j < 150°C								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
td_cstotc	MultiSense transition delay from current sense to T_c sense				60	μs		
t _{D_TCto} Cs	MultiSense transition delay fromT _c sense to current sense				20	μs		
tp_cstovcc	MultiSense transition delay from current sense to V _{CC} sense				60	μs		
tD_VCCtoCS	MultiSense transition delay from V_{CC} sense to current sense to				20	μs		
tD_TCtoVCC	MultiSense transition delay from T_C sense to V_{CC} sense				20	μs		
to_vccютс	MultiSense transition delay from V _{CC} sense to T _C sense				20	μs		
Sense on Unvio					20	μs		

Notes:

⁽¹⁾Parameter specified by design; not subject to production test.

 $^{(2)}AII$ values refer to Vcc = 13 V; Tj = 25°C, unless otherwise specified.


 $^{(3)}\mathsf{V}_\mathsf{CC}$ sensing and T_C sensing are referred to GND potential.

 $^{\rm (4)} Transition$ delays are measured up to +/- 10% of final conditions.





57
















57





Figure 9: TDSKON



18/46



Table 10: Truth table								
Mode	Conditions	INx	FR	SEn	SELx	OUTx	MultiSense	Comments
Standby	All logic inputs low	L	L	L	L	L	Hi-Z	Low quiescent current consumption
		L	Х			L	See ⁽¹⁾	
Normal	Nominal load connected;	Н	L	Se	e ⁽¹⁾	н	See ⁽¹⁾	Outputs configured for auto-restart
	T _j < 150°C		н			Н	See (1)	Outputs configured for Latch-off
	Overload or short	L	Х			L	See ⁽¹⁾	
Overload	to GND causing: $T_j > T_{TSD}$ or	Н	L			Н	See (1)	Output cycles with temperature hysteresis
	$\Delta T_j > \Delta T_{j_SD}$	Н	Н			L	See ⁽¹⁾	Output latches-off
Under-voltage	Vcc < V _{USD} (falling)	Х	x	х	х	L L	Hi-Z Hi-Z	Re-start when V _{CC} > V _{USD} + V _{USDhyst} (rising)
OFF-state	Short to Vcc	L	Х	50	e ⁽¹⁾	Н	See ⁽¹⁾	
diagnostics	Open-load	L	Х	Se	e 🗥	Н	See ⁽¹⁾	External pull-up
Negative output voltage	Inductive loads turn-off	L	х	Se	e ⁽¹⁾	< 0 V	See ⁽¹⁾	

Notes:

⁽¹⁾Refer to Table 11: "MultiSense multiplexer addressing"

Table 11: MultiSens	e multiplexer	addressing

					MultiSense output				
SEn	SEL ₂	SEL₁	SEL₀	MUXchannel	Nomal mode	Overload	OFF-state diag. ⁽¹⁾⁽²⁾⁽³⁾	Negative output	
L	Х	Х	Х			Hi-Z			
н	L	L	L	Channel 0 diagnostic	I _{SENSE}	V _{SENSE} = V _{SENSEH}	V _{SENSE} = Vsenseh	Hi-Z	
н	L	L	н	Channel 1 diagnostic	I _{SENSE} = 1/K * I _{OUT1}	V _{SENSE} = V _{SENSEH}	Vsense = Vsenseh	Hi-Z	
н	L	н	L	Channel 2 diagnostic	Isense = 1/K * Iout2	V _{SENSE} = V _{SENSEH}	Vsense = Vsenseh	Hi-Z	
н	L	н	н	Channel 3 diagnostic	Isense = 1/К * Іоитз	V _{SENSE} = V _{SENSEH}	Vsense = Vsenseh	Hi-Z	
Н	Н	L	L	TCHIP Sense	VSENSE = VSENSE_TC				
Н	Н	L	Н	Vcc Sense	VSENSE = VSENSE_VCC				
Н	Н	Н	L	TCHIP Sense	VSENSE = VSENSE_TC				
Н	Н	Н	Н	V _{CC} Sense	V _{SENSE} = V _{SENSE_VCC}				

Notes:

⁽¹⁾In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, Multisense pin delivers feedback according to OFF-State diagnostic.


⁽²⁾Example 1: FR = 1; $IN_0 = 0$; $OUT_0 = L$ (latched); MUX channel = channel 0 diagnostic; Mutisense = 0


 $\label{eq:sense} \ensuremath{^{(3)}\text{Example 2: FR}} = 1; \ensuremath{\text{IN}_0} = 0; \ensuremath{\text{OUT}_0} = \ensuremath{\text{latched}}, \ensuremath{\text{V}_{\text{OUT}0}} > \ensuremath{\text{V}_{\text{OL}}}; \ensuremath{\text{MUX}} \ensuremath{\text{channel}} = \ensuremath{\text{channel}} = \ensuremath{\text{channel}} = \ensuremath{\text{channel}} = \ensuremath{\text{C}} \ensuremath{\text{Senser}} = \ensuremath{\text{V}_{\text{SENSEH}}} \ensuremath{\text{Senser}} = \ensuremath{\text{V}_{\text{SENSEH}}} \ensuremath{\text{Senser}} = \ensuremath{\text{V}_{\text{Senser}}} \ensuremath{\text{Senser}} = \ensuremath{\text{V}_{\text{Senser}}} \ensuremath{\text{Senser}} = \ensuremath{\text{V}_{\text{Senser}}} \ensuremath{\text{Senser}} \ensuremath{\text{C}} = \ensuremath{\text{C}} \ensuremath{\text{Senser}} \ensuremath{\text{Sense$




57

2.4 Waveforms












Figure 12: Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)










Figure 14: Standby state diagram



2.5 Electrical characteristics curves





22/46




VNQ7140AJ

Electrical specification










57

VNQ7140AJ









24/46




VNQ7140AJ

Electrical specification







57

3 Protections

3.1 **Power limitation**

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing ΔT_j through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as ΔT_j exceeds the safety level of ΔT_{j_SD} . According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FaultRST = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to T_R (FaultRST = Low) or remains off (FaultRST = High).

3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, ILIMH, by operating the output power MOSFET in the active region.


3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V_{DEMAG} , allowing the inductor energy to be dissipated without damaging the device.


26/46



4 Application information



4.1 GND protection network against reverse battery



DocID027404 Rev 1

Figure 36: Simplified internal structure

27/46

57

4.1.1 Diode (DGND) in the ground line

A resistor (typ. $R_{GND} = 4.7 \text{ k}\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (\approx 600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the V_{CC} pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in *Table 12: "ISO 7637-2 - electrical transient conduction along supply line"*.

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through V_{CC} and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Test Pulse 2011(E)	Test pulse severity level with Status II functional performance status		Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance	
	Level	Us ⁽¹⁾	une	min	max		
1		-112V	500 pulses	0,5 s		2ms, 10Ω	
2a		+55V	500 pulses	0,2 s	5 s	50μs, 2Ω	
3a	IV	-220V	1h	90 ms	100 ms	0.1µs, 50Ω	
3b	IV	+150V	1h	90 ms	100 ms	0.1µs, 50Ω	
4 (2)	IV	-7V	1 pulse			100ms, 0.01Ω	
Load dum	Load dump according to ISO 16750-2:2010						
Test B (3)		40V	5 pulse	1 min		400ms, 2Ω	

 Table 12: ISO 7637-2 - electrical transient conduction along supply line

Notes:

⁽¹⁾Us is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6. ⁽²⁾Test pulse from ISO 7637-2:2004(E).

⁽³⁾With 40 V external suppressor referred to ground (-40°C < T_i < 150°C).

4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line both to prevent the microcontroller I/O pins to latch-up and to protect the HSD inputs.

28/46



The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation

V_{CCpeak}/I_{latchup} ≤ R_{prot} ≤ (V_{OHµC} - V_{IH} - V_{GND}) / I_{IHmax}

Calculation example:

For V_{CCpeak} = -150 V; $I_{latchup} \ge 20 \text{ mA}$; V_{OHµC} $\ge 4.5 \text{ V}$

7.5 k $\Omega \le R_{\text{prot}} \le 140 \text{ k}\Omega$.

Recommended values: $R_{prot} = 15 \text{ k}\Omega$

4.4 Multisense - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (MultiSense) delivering the following signals:

- Current monitor: current mirror of channel output current
- V_{CC} monitor: voltage propotional to V_{CC}
- T_{CASE}: voltage propotional to chip temperature

Those signals are routed through an analog multiplexer which is configured and controlled by means of SELx and SEn pins, according to the address map in *MultiSense multiplexer addressing Table*.




Figure 37: MultiSense and diagnostic – block diagram

DocID027404 Rev 1

57

4.4.1 Principle of Multisense signal generation




Figure 38: MultiSense block diagram

Current monitor

When current mode is selected in the MultiSense, this output is capable to provide:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to known ratio named K
- Diagnostics flag in fault conditions delivering fixed voltage VSENSEH

The current delivered by the current sense circuit, Isense, can be easily converted to a voltage V_{SENSE} by using an external sense resistor, R_{SENSE}, allowing continuous load monitoring and abnormal condition detection.

Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention), V_{SENSE} calculation can be done using simple equations

Current provided by MultiSense output: I_{SENSE} = I_{OUT}/K

Voltage on R_{SENSE}: $V_{SENSE} = R_{SENSE} \cdot I_{SENSE} = R_{SENSE} \cdot I_{OUT}/K$

Where:

- V_{SENSE} is voltage measurable on R_{SENSE} resistor
- ISENSE is current provided from MultiSense pin in current output mode

30/46



- I_{OUT} is current flowing through output
- K factor represents the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying ratio between Iout and Isense.

Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the MultiSense pin which is switched to a "current limited" voltage source, V_{SENSEH}.

In any case, the current sourced by the MultiSense in this condition is limited to ISENSEH.

The typical behavior in case of overload or hard short circuit is shown in *Waveforms* section.




Figure 39: Analogue HSD – open-load detection in off-state



Figure 40: Open-load / short to VCC condition




Table 13: MultiSense pin levels in off-state

Condition	Output	MultiSense	SEn
		Hi-Z	L
Open lead	V _{OUT} > V _{OL}	Vsenseh	Н
Open-load		Hi-Z	L
	Vout < Vol	0	Н
		Hi-Z	L
Short to V _{CC}	Vout > Vol	Vsenseh	Н
Nominal		Hi-Z	L
nominal	V _{OUT} < V _{OL}	0	Н


4.4.2 TCASE and VCC monitor

In this case, MultiSense output operates in voltage mode and output level is referred to device GND. Care must be taken in case a GND network protection is used, because a voltage shift is generated between device GND and the microcontroller input GND reference.

Figure 41: "GND voltage shift" shows link between V_{MEASURED} and real V_{SENSE} signal.



Figure 41: GND voltage shift



V_{cc} monitor

Battery monitoring channel provides $V_{SENSE} = V_{CC} / 4$.

Case temperature monitor

Case temperature monitor is capable to provide information about the actual device temperature. Since a diode is used for temperature sensing, the following equation describes the link between temperature and output V_{SENSE} level:

 $V_{SENSE_TC}(T) = V_{SENSE_TC}(T_0) + dV_{SENSE_TC} / dT * (T - T_0)$

where dV_{SENSE_TC} / dT ~ typically -5.5 mV/K (for temperature range (-40 °C to 150 °C).

4.4.3 Short to VCC and OFF-state open-load detection

Short to V_{cc}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .


It is preferable V_{PU} to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

 R_{PU} must be selected in order to ensure $V_{OUT} > V_{OLmax}$ in accordance with the following equation:



Application information

Equation





5 Maximum demagnetization energy (VCC = 16 V)




Figure 42: Maximum turn off current versus inductance



Values are generated with $R_L = 0 \Omega$.

In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.



6 Package and PCB thermal data

6.1 PowerSSO-16 thermal data

Figure 43: PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)




Table 14: PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	77 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	2.2 mm x 3.9 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm ² or 8 cm ²



Package and PCB thermal data





Figure 46: PowerSSO-16 thermal impedance junction ambient single pulse




Equation: pulse calculation formula


 $Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$ where $\delta = t_P/T$

DocID027404 Rev 1

Downloaded from Arrow.com.

57







The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Area/island (cm²)	Footprint	2	8	4L
R1 = R7 = R9 = R11 (°C/W)	4.8			
R2 = R8 = R10 = R12 (°C/W)	1.8			
R3 (°C/W)	8	8	8	5
R4 (°C/W)	16	6	6	4
R5 (°C/W)	30	20	10	3
R6 (°C/W)	26	20	18	7
C1 = C7 = C9 = C11 (W.s/°C)	0.0002			
C2 = C8 = C10 = C12 (W.s/°C)	0.005			
C3 (W.s/°C)	0.08			
C4 (W.s/°C)	0.2	0.3	0.3	0.4
C5 (W.s/°C)	0.4	1	1	4
C6 (W.s/°C)	3	5	7	18

Table	15: Thermal	parameters
-------	-------------	------------




57

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

7.1 **PowerSSO-16** package information



Cumula al	Millimeters			
Symbol	Min.	Тур.	Max.	
Θ	0°		8°	
Θ1	0°			
Θ2	5°		15°	
Θ3	5°		15°	
А			1.70	
A1	0.00		0.10	
A2	1.10		1.60	



Package information

Cumhal	Millimeters			
Symbol	Min.	Тур.	Max.	
b	0.20		0.30	
b1	0.20	0.25	0.28	
С	0.19		0.25	
c1	0.19	0.20	0.23	
D		4.9 BSC		
D1	3.60		4.20	
е		0.50 BSC		
E		6.00 BSC		
E1		3.90 BSC		
E2	1.90		2.50	
h	0.25		0.50	
L	0.40	0.60	0.85	
L1	1.00 REF			
N		16		
R	0.07			
R1	0.07			
S	0.20			
	Tolerance of fe	orm and position		
aaa		0.10		
bbb	0.10			
ссс	0.08			
ddd	0.08			
eee	0.10			
fff		0.10		
<u>ggg</u>		0.15		

40/46



7.2

PowerSSO-16 packing information






Table 17: Reel dimensions

Description	Value ⁽¹⁾
Base quantity	2500
Bulk quantity	2500
A (max)	330
B (min)	1.5
C (+0.5, -0.2)	13
D (min)	20.2
Ν	100
W1 (+2 /-0)	12.4
W2 (max)	18.4

Notes:

⁽¹⁾All dimensions are in mm.



Figure 50: PowerSSO-16 carrier tape





Table 18: PowerSSO-16 carrier tape dimensions

Description	Value ⁽¹⁾
Ao	6.50 ± 0.1
B ₀	5.25 ± 0.1
K ₀	2.10 ± 0.1
K ₁	1.80 ± 0.1
F	5.50 ± 0.1
P1	8.00 ± 0.1
W	12.00 ± 0.3

Notes:


⁽¹⁾All dimensions are in mm.





42/46

7.3 PowerSSO-16 marking information



8

Engineering Samples: these samples can be clearly identified by a dedicated special symbol in the marking of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.



8 Order codes

Table 15. Device Summary			
Paokaga	Order codes		
Package	Tape and reel		
PowerSSO-16	VNQ7140AJTR		

Table 19: Device summarv



9 Revision history

Table 20: Document revision history

Date	Revision	Changes
25-May-2015	1	Initial release.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

