Contents VND7030AJ

Contents

1	Block d	liagram and pin description	5
2	Electric	al specification	7
	2.1	Absolute maximum ratings	7
	2.2	Thermal data	8
	2.3	Main electrical characteristics	8
	2.4	Waveforms	20
	2.5	Electrical characteristics curves	22
3	Protect	ions	26
	3.1	Power limitation	26
	3.2	Thermal shutdown	26
	3.3	Current limitation	26
	3.4	Negative voltage clamp	26
4	Applica	tion information	27
	4.1	GND protection network against reverse battery	27
		4.1.1 Diode (DGND) in the ground line	
	4.2	Immunity against transient electrical disturbances	28
	4.3	MCU I/Os protection	28
	4.4	Multisense - analog current sense	29
		4.4.1 Principle of Multisense signal generation	30
		4.4.2 TCASE and VCC monitor	
		4.4.3 Short to VCC and OFF-state open-load detection	
5	Maximu	um demagnetization energy (VCC = 16 V)	35
6	Packag	e and PCB thermal data	36
	6.1	PowerSSO-16 thermal data	36
7	Packag	e information	39
	7.1	PowerSSO-16 package information	39
	7.2	PowerSSO-16 packing information	41
	7.3	PowerSSO-16 marking information	43
8	Order c	odes	44
9	Revisio	n history	45



VND7030AJ List of tables

List of tables

Table 1: Pin functions	5
Table 2: Suggested connections for unused and not connected pins	6
Table 3: Absolute maximum ratings	7
Table 4: Thermal data	8
Table 5: Power section	
Table 6: Switching	9
Table 7: Logic inputs	10
Table 8: Protections	11
Table 9: MultiSense	11
Table 10: Truth table	19
Table 11: MultiSense multiplexer addressing	19
Table 12: ISO 7637-2 - electrical transient conduction along supply line	28
Table 13: MultiSense pin levels in off-state	32
Table 14: PCB properties	36
Table 15: Thermal parameters	38
Table 16: PowerSSO-16 mechanical data	39
Table 17: Reel dimensions	41
Table 18: PowerSSO-16 carrier tape dimensions	42
Table 19: Device summary	
Table 20: Document revision history	45



List of figures VND7030AJ

List of figures

Figure 1: Block diagram		5
	am (top view)	
Figure 3: Current and voltage	conventions	7
	us IOUT	
	racy versus IOUT	
	Pulse skew	
Figure 7: MultiSense timings ((current sense mode)	17
Figure 8: Multisense timings (chip temperature and VCC sense mode)	18
Figure 9: TDSTKON		18
Figure 10: Latch functionality	- behavior in hard short circuit condition (TAMB << TTSD)	20
Figure 11: Latch functionality	- behavior in hard short circuit condition	20
Figure 12: Latch functionality	- behavior in hard short circuit condition (autorestart mode + latch off)	21
Figure 13: Standby mode acti	vation	21
Figure 14: Standby state diag	ram	22
Figure 15: OFF-state output c	current	22
Figure 16: Standby current		22
Figure 17: IGND(ON) vs. lout		23
Figure 18: Logic Input high lev	vel voltage	23
	el voltage	
	ut current	
	ut current	
	esis voltage	
	mp voltage	
	down	
Figure 25: On-state resistance	e vs. Tcase	24
Figure 26: On-state resistance	e vs. VCC	24
	ppe	
	ppe	
	ad voltage detection threshold	
	Tcase	
	<u>)</u>	
	n	
	structure	
	agnostic – block diagram	
	liagram	
	pen-load detection in off-state	31
	o VCC condition	32
	current versus inductance	
	wo-layers PCB (2s0p to JEDEC JESD 51-5)	
	our-layers PCB (2s2p to JEDEC JESD 51-7)	
	copper area in open box free air condition (one channel on)	
	mal impedance junction ambient single pulse (one channel on)	
	del of a double-channel HSD in PowerSSO-16	
	kage dimensions	
	13"	
	rier tape	
	ematic drawing of leader and trailer tape	
	rking information	
	<u> </u>	_



1 Block diagram and pin description

MUX

GND 🖒

Fault

FaultRST
INPUT, INPUT, INPUT, SEL, DELTA SEL

Short to V_{CC} Open-Load in OFF

Figure 1: Block diagram

Table 1: Pin functions

Name	Function
Vcc	Battery connection.
OUTPUT _{0,1}	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT _{0,1}	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. It controls output switch state.
MultiSense	Multiplexed analog sense output pin; it delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEn	Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the MultiSense diagnostic pin.
SEL _{0,1}	Active high compatible with 3 V and 5 V CMOS outputs pin; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3 V and 5 V CMOS outputs pin; it unlatches the output in case of fault; If kept low, sets the outputs in auto-restart. mode



DocID027403 Rev 1

. OUTPUT₀

GAPGCFT00313

Figure 2: Configuration diagram (top view)




Table 2: Suggested connections for unused and not connected pins

Connection / pin	MultiSense	N.C.	Output	Input	SEn, SELx, FaultRST
Floating	Not allowed	X (1)	Χ	X	X
To ground	Through 1 kΩ resistor	Х	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor


Notes:

 $^{(1)}X$: do not care.

577

2 Electrical specification

Figure 3: Current and voltage conventions





 $V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 3: "Absolute maximum ratings"* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vcc	DC supply voltage	38	\ \
-Vcc	Reverse DC supply voltage	0.3	V
Vссрк	Maximum transient supply voltage (ISO 16750-2:2010 Test B clamped to 40V; R_{L} = 4 $\Omega)$	40	٧
VccJs	Maximum jump start voltage for single pulse short circuit protection	28	V
-I _{GND}	DC reverse ground pin current	200	mA
Іоит	OUTPUT _{0,1} DC output current	Internally limited	Α
-Іоит	Reverse DC output current	29	
I _{IN}	INPUT _{0,1} DC input current		
I _{SEn}	SEn DC input current	4 += 40	A
I _{SEL}	SEL _{0,1} DC input current	-1 to 10	mA
I _{FR}	FaultRST DC input current		
VFR	FaultRST DC input voltage	7.5	V



DocID027403 Rev 1

Symbol	Parameter	Value	Unit
1	MultiSense pin DC output current (V _{GND} = V _{CC} and V _{SENSE} < 0 V)	10	A
ISENSE	MultiSense pin DC output current in reverse (Vcc < 0 V)	-20	mA
Емах	Maximum switching energy (single pulse) ($T_{DEMAG} = 0.4 \text{ ms}$; $T_{jstart} = 150 \text{ °C}$)	50	mJ
Vesd	Electrostatic discharge (JEDEC 22A-114F) INPUT _{0,1} MultiSense SEn, SEL _{0,1} , FaultRST OUTPUT _{0,1} Vcc	4000 2000 4000 4000 4000	< < < < <
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
Tj	Junction operating temperature	-40 to 150	့င
T _{stg}	Storage temperature	-55 to 150] -C

2.2 Thermal data

Table 4: Thermal data

Symbol	Parameter	Typ. value	Unit
R _{thj-board}	Thermal resistance junction-board (JEDEC JESD 51-5 / 51-8) (1)(2)	5.3	
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-5) ⁽¹⁾⁽³⁾	57	°C/W
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-7) ⁽¹⁾⁽²⁾	23	

Notes:

2.3 Main electrical characteristics

7 V < V_{CC} < 28 V; -40°C < T_j < 150°C, unless otherwise specified.

All typical values refer to V_{CC} = 13 V; T_j = 25°C, unless otherwise specified.

Table 5: Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vcc	Operating supply voltage		4	13	28	V
Vusd	Undervoltage shutdown				4	V
VusDReset	Undervoltage shutdown reset				5	V
VusDhyst	Undervoltage shutdown hysteresis			0.3		V
		$I_{OUT} = 3 \text{ A}; T_j = 25^{\circ}\text{C}$		31		
Ron	On-state resistance (1)	$I_{OUT} = 3 A; T_j = 150^{\circ}C$			62	mΩ
		$I_{OUT} = 3 \text{ A}; \ V_{CC} = 4 \text{ V}; \ T_j = 25^{\circ}\text{C}$			45	

8/46 DocID027403 Rev 1



⁽¹⁾One channel ON.

⁽²⁾Device mounted on four-layers 2s2p PCB.

 $^{^{(3)}}$ Device mounted on two-layers 2s0p PCB with 2 cm² heatsink copper trace.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V .	Clamp voltage	$I_S = 20 \text{ mA}; 25^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$	41	46	52	V
V _{clamp}	Clamp voltage	$I_S = 20 \text{ mA}; T_j = -40^{\circ}\text{C}$	38			V
		$V_{CC} = 13 \text{ V}; V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V}; V_{SEL0,1} = 0 \text{ V}; T_j = 25^{\circ}\text{C}$			0.5	
Ізтву	Supply current in standby at $V_{CC} = 13 \text{ V}$	$V_{CC} = 13 \text{ V}; V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V}; V_{SEL0,1} = 0 \text{ V}; T_j = 85^{\circ}\text{C}^{(3)}$			0.5	μΑ
		$V_{CC} = 13 \text{ V}; V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V}; V_{SEL0,1} = 0 \text{ V}; T_j = 125^{\circ}C$			3	
t _{D_STBY}	Standby mode blanking time	$\begin{split} &V_{CC} = 13 \text{ V;} \\ &V_{IN} = V_{OUT} = V_{FR} = V_{SEL0,1} = 0 \text{ V; } V_{SEn} = 5 \text{ V} \\ &to 0 \text{ V} \end{split}$	60	300	550	μs
I _{S(ON)}	Supply current	$V_{CC} = 13 \text{ V; } V_{SEn} = V_{FR} = V_{SEL0,1} = 0 \text{ V; } V_{IN0} = 5 \text{ V; } V_{IN1} = 5 \text{ V; } I_{OUT0} = 0 \text{ A; } I_{OUT1} = 0 \text{ A}$		5	8	mA
Ignd(on)	Control stage current consumption in ON state. All channels active.	V _{CC} = 13 V; V _{SEn} = 5 V; V _{FR} = V _{SEL0,1} = 0 V; V _{IN0} = 5 V; V _{IN1} = 5 V; I _{OUT0} = 3 A; I _{OUT1} = 3 A			12	mA
l	Off-state output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 25^{\circ}\text{C}$	0	0.01	0.5	
I _{L(off)}	at $V_{CC} = 13 \text{ V}^{(1)}$	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 125^{\circ}\text{C}$	0		3	μΑ
VF	Output - V _{CC} diode voltage (1)	Іоит = -3 A; T _j = 150°С			0.7	V

Notes:

Table 6: Switching

$V_{CC} = 13 \text{ V}$; -40°C < T _j < 150°C, unless otherwise specified								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t _{d(on)} (1)	$R_1 = 4.3 \Omega$		10	60	120			
t _{d(off)} (1)			10	40	100	μs		
(dVout/dt)on ⁽¹⁾	Turn-on voltage slope at T _j = 25 °C	D. 430	0.1	0.35	0.7	1//110		
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope at $T_j = 25$ °C $R_L = 4.3 \Omega$		0.1	0.33	0.7	V/µs		
Won	Switching energy losses at turn-on (twon)	$R_L = 4.3 \Omega$	_	0.37	0.50(2)	mJ		
Woff	Switching energy losses at turn-off (twoff)	$R_L = 4.3 \Omega$	_	0.37	0.54(2)	mJ		
t _{SKEW} ⁽¹⁾	Differential Pulse skew (t _{PHL} - t _{PLH})	$R_L = 4.3 \Omega$	-70	-20	30	μs		

Notes:



⁽¹⁾For each channel

⁽²⁾PowerMOS leakage included.

 $[\]ensuremath{^{(3)}}\mbox{Parameter specified by design; not subject to production test.}$

⁽¹⁾See Figure 6: "Switching time and Pulse skew".

 $^{^{(2)}}$ Parameter guaranteed by design and characterization; not subject to production test.

Table 7: Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	haracteristics					
VIL	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{I(hyst)}	Input hysteresis voltage		0.2			V
		I _{IN} = 1 mA	5.3		7.2	
V _{ICL}	Input clamp voltage	I _{IN} = -1 mA		-0.7		V
FaultRST o	characteristics	1			I	l
V _{FRL}	Input low level voltage				0.9	V
I _{FRL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{FRH}	Input high level voltage		2.1			V
I _{FRH}	High level input current	V _{IN} = 2.1 V			10	μΑ
V _{FR(hyst)}	Input hysteresis voltage		0.2			V
	Input clamp voltage	I _{IN} = 1 mA	5.3		7.5	.,
VFRCL		I _{IN} = -1 mA		-0.7		V
SEL _{0,1} cha	racteristics (7 V < Vcc < 18 V)				
V _{SELL}	Input low level voltage				0.9	V
I _{SELL}	Low level input current	V _{IN} = 0.9 V	1			μA
Vselh	Input high level voltage		2.1			V
Iselh	High level input current	V _{IN} = 2.1 V			10	μA
V _{SEL(hyst)}	Input hysteresis voltage		0.2			V
V _{SELCL}	Input clamp voltage	I _{IN} = 1 mA	5.3		7.2	V
V SELCL	Imput clamp voltage	I _{IN} = -1 mA		-0.7		V
SEn chara	cteristics (7 V < V _{CC} < 18 V)					
V _{SEnL}	Input low level voltage				0.9	V
I _{SEnL}	Low level input current	V _{IN} = 0.9 V	1			μA
VSEnH	Input high level voltage		2.1			V
I _{SEnH}	High level input current	V _{IN} = 2.1 V			10	μA
$V_{\text{SEn(hyst)}}$	Input hysteresis voltage		0.2			V
V_{SEnCL}	Input clamp voltage	I _{IN} = 1 mA	5.3		7.2	V
v SEnCL	Imput clamp voltage	$I_{IN} = -1 \text{ mA}$		-0.7		V

10/46 DocID027403 Rev 1

Table 8: Protections

7 V < Vcc	$7 \text{ V} < \text{V}_{CC} < 18 \text{ V}; -40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
I _{LIMH}	DC short circuit current	Vcc = 13 V	40	56	80	Α			
ILIMH	DC SHOIT CITCUIT CUITEIN	4 V < Vcc < 18 V (1)			80	^			
I _{LIML}	Short circuit current	Vcc = 13 V;		17		Α			
T _{TSD}	during thermal cycling Shutdown temperature	$T_R < T_j < T_{TSD}$	150	175	200				
T _R	Reset temperature (1)		T _{RS} + 1	T _{RS} + 7	200				
T _{RS}	Thermal reset of fault diagnostic indication	V _{FR} = 0 V; V _{SEn} = 5 V	135			°C			
T _{HYST}	Thermal hysteresis (T _{TSD} - T _R) ⁽¹⁾			7					
ΔT _{J_SD}	Dynamic temperature	$T_j = -40^{\circ}C; V_{CC} = 13 \text{ V}$		60		K			
t _{LATCH_RST}	Fault reset time for output unlatch ⁽¹⁾	V _{FR} = 5 V to 0 V; V _{SEn} = 5 V; • E.g. Ch ₀ : V _{IN0} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V	3	10	20	μs			
V	Turn-off output voltage	IOUT = 2 A; L = 6 mH; T _j = -40°C	V _{CC} - 38			V			
VDEMAG	clamp	I _{OUT} = 2 A; L = 6 mH; T _j = 25°C to 150°C	Vcc - 41	Vcc - 46	Vcc - 52	٧			
V _{ON}	Output voltage drop limitation	I _{OUT} = 0.35 A		20	_	mV			

Notes:

Table 9: MultiSense

$7 \text{ V} < \text{V}_{CC} < 18 \text{ V}; -40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
V	MultiCongo olomo voltago	Vsen = 0 V; Isense = 1 mA	-17		-12	V		
Vsense_cl	MultiSense clamp voltage	V _{SEn} = 0 V; I _{SENSE} = -1 mA		7		V		
CurrentSense	CurrentSense characteristics							
K _{OL}	I _{OUT} /I _{SENSE}	$I_{OUT} = 0.01 \text{ A}; V_{SENSE} = 0.5 \text{ V}; $ $V_{SEn} = 5 \text{ V}$	755					
dK _{cal} /K _{cal} ⁽¹⁾⁽²⁾	Current sense ratio drift at calibration point	$I_{OUT} = 0.01 \text{ A to } 0.05 \text{ A};$ $I_{cal} = 30 \text{ mA}; \text{ V}_{SENSE} = 0.5 \text{ V};$ $V_{SEn} = 5 \text{ V}$	-30		30	%		
K _{LED}	Iout/Isense	I _{OUT} = 0.05 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	970	2380	3785			



 $^{^{(1)}}$ Parameter guaranteed by design and characterization; not subject to production test.

Downloaded from Arrow.com.

7 V < Vcc < 18 V; -40°C < T _j < 150°C									
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
$dK_{LED}/K_{LED}^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 0.05 \text{ A}; V_{SENSE} = 0.5 \text{ V}; V_{SEn} = 5 \text{ V}$	-25		25	%			
K ₀	IOUT/ISENSE	$I_{OUT} = 0.35 \text{ A}; \text{ V}_{SENSE} = 0.5 \text{ V}; $ $V_{SEn} = 5 \text{ V}$	1305	2060	2960				
$dK_0/K_0^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 0.35 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $V_{SEn} = 5 \text{ V}$	-20		20	%			
K ₁	IOUT/ISENSE	I _{OUT} = 0.8 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	1410	1900	2620				
$dK_1/K_1^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 0.8 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{SEn} = 5 \text{ V}$	-15		15	%			
K ₂	IOUT/ISENSE	I _{OUT} = 2 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	1590	1885	2205				
$dK_2/K_2^{(1)(2)}$	Current sense ratio drift	I _{OUT} = 2 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-10		10	%			
K ₃	IOUT/ISENSE	I _{OUT} = 6 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	1745	1885	2020				
dK ₃ /K ₃ ⁽¹⁾⁽²⁾	Current sense ratio drift	I _{OUT} = 6 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-5		5	%			
		MultiSense disabled: V _{SEn} = 0 V	0		0.5				
		MultiSense disabled: -1 V < V _{SENSE} < 5 V ⁽¹⁾	-0.5		0.5				
Isenseo	MultiSense leakage current	MultiSense enabled: Vsen = 5 V; All channels ON; loutx = 0 A; Chx diagnostic selected; • E.g. Cho: VIN0 = 5 V; VIN1 = 5 V; VSEL0 = 0 V; VSEL1 = 0 V; lout0 = 0 A; lout1 = 3 A	0		2	μА			
		MultiSense enabled: Vsen = 5 V; Chx OFF; Chx diagnostic selected: E.g. Cho: VINO = 0 V; VIN1 = 5 V; VSEL0 = 0 V; VSEL1 = 0 V; IOUT1 = 3 A	0		2				
Vout_msd ⁽¹⁾	Output Voltage for MultiSense shutdown	$V_{SEn} = 5 \text{ V; } R_{SENSE} = 2.7 \text{ kΩ;}$ • E.g. Ch ₀ : $V_{IN0} = 5 \text{ V; } V_{SEL0} = 0 \text{ V;}$ $V_{SEL1} = 0 \text{ V; } I_{OUT0} = 3 \text{ A}$		5		V			
Vsense_sat	Multisense saturation voltage	$\begin{split} &V_{\text{CC}} = 7 \; \text{V}; \; \text{Rsense} = 2.7 \; \text{k}\Omega; \\ &V_{\text{SEn}} = 5 \; \text{V}; \; V_{\text{IN0}} = 5 \; \text{V}; \\ &V_{\text{SEL0}} = 0 \; \text{V}; \; V_{\text{SEL1}} = 0 \; \text{V}; \\ &I_{\text{OUT0}} = 9 \; \text{A}; \; T_{j} = 150 ^{\circ}\text{C} \end{split}$	5			٧			

12/46 _____ DocID027403 Rev 1



7 V < V _{CC} < 18	V; -40°C < T _j < 150°C				•	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ISENSE_SAT ⁽¹⁾	CS saturation current	V _{CC} = 7 V; V _{SENSE} = 4 V; V _{INO} = 5 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; T _j = 150°C	4			mA
lout_sat ⁽¹⁾	Output saturation current	Vcc = 7 V; Vsense = 4 V; Vino = 5 V; Vsen = 5 V; Vselo = 0 V; Vsel1 = 0 V; Tj = 150°C	8			Α
OFF-state dia	gnostic					
VoL	OFF-state open-load voltage detection threshold	Vsen = 5 V; Chx OFF; Chx diagnostic selected • E.g: Ch ₀ V _{IN0} = 0 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V	2	3	4	V
I _{L(off2)}	OFF-state output sink current	$V_{IN} = 0 \text{ V}; V_{OUT} = V_{OL};$ $T_j = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	-100		-15	μA
tostkon	OFF-state diagnostic delay time from falling edge of INPUT (see Figure 9: "TDSTKON")	V _{SEn} = 5 V; Ch _X ON to OFF transition; Ch _X diagnostic selected ■ E.g: Ch ₀ V _{IN0} = 5 V to 0 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; I _{OUT0} = 0 A; V _{OUT} = 4 V	100	350	700	μs
t _{D_OL_V}	Settling time for valid OFF-state open load diagnostic indication from rising edge of SEn	V _{IN0} = 0 V; V _{IN1} = 0 V; V _{FR} = 0 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; V _{OUT0} = 4 V; V _{SEn} = 0 V to 5 V			60	μs
t _{D_} vol	OFF-state diagnostic delay time from rising edge of V _{OUT}	V _{SEn} = 5 V; Ch _X OFF; Ch _X diagnostic selected • E.g: Ch ₀ V _{IN0} = 0 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; V _{OUT} = 0 V to 4 V		5	30	μs
Chip tempera	ture analog feedback					
		$\begin{split} &V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V;} \\ &V_{SEL1} = 5 \text{ V; } V_{IN0,1} = 0 \text{ V;} \\ &R_{SENSE} = 1 \text{ k}\Omega; T_j = -40 ^{\circ}\text{C} \end{split}$	2.325	2.41	2.495	V
Vsense_tc	MultiSense output voltage proportional to chip temperature	$\begin{aligned} &V_{SEn} = 5 \ V; \ V_{SEL0} = 0 \ V; \\ &V_{SEL1} = 5 \ V; \ V_{IN0,1} = 0 \ V; \\ &R_{SENSE} = 1 \ k\Omega; \ T_j = 25^{\circ}C \end{aligned}$	1.985	2.07	2.155	V
		$\begin{split} &V_{SEn} = 5 \ V; \ V_{SEL0} = 0 \ V; \\ &V_{SEL1} = 5 \ V; \ V_{IN0,1} = 0 \ V; \\ &R_{SENSE} = 1 \ k\Omega; \ T_j = 125^{\circ}C \end{split}$	1.435	1.52	1.605	V
dVsense_tc/dT	Temperature coefficient	$T_j = -40^{\circ}C$ to 150°C		-5.5		mV/ K
Transfer function	on	$V_{SENSE_TC}(T) = V_{SENSE_TC}(T_0)$	+ dV _{SEN}	SE_TC /	dT * (T	- T ₀)



7 V < Vcc < 1	8 V; -40°C < T _j < 150°C					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC} supply v	oltage analog feedback					
Vsense_vcc	MultiSense output voltage proportional to Vcc supply voltage	V _{CC} = 13 V; V _{SEn} = 5 V; V _{SEL0} = 5 V; V _{SEL1} = 5 V; V _{IN0,1} = 0 V; R _{SENSE} = 1 kΩ	3.16	3.23	3.3	V
Transfer funct	tion (3)	V _{SENSE_VCC} = V _{CC} / 4				
Fault diagno	stic feedback (see <i>Table 10</i>	: "Truth table")				
Vsenseh	MultiSense output voltage in fault condition	V _{CC} = 13 V; R _{SENSE} = 1 kΩ; • E.g: Ch ₀ in open load V _{IN0} = 0 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; I _{OUT0} = 0 A; V _{OUT} = 4 V	5		6.6	V
Isenseh	MultiSense output current in fault condition	Vcc = 13 V; Vsense = 5 V	7	20	30	mA
MultiSense ti mode)") ⁽⁴⁾	imings (current sense mod	e - see Figure 7: "MultiSense	timings	s (curre	ent sen	se
tdsense1H	Current sense settling time from rising edge of SEn	$\begin{aligned} &V_{\text{IN}} = 5 \text{ V}; V_{\text{SEn}} = 0 \text{ V to 5 V}; \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega; R_{\text{L}} = 4.3 \Omega \end{aligned}$			60	μs
tdsense1L	Current sense disable delay time from falling edge of SEn	$\begin{aligned} &V_{\text{IN}} = 5 \text{ V}; V_{\text{SEn}} = 5 \text{ V to } 0 \text{ V}; \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega; R_{\text{L}} = 4.3 \Omega \end{aligned}$		5	20	μs
t _{DSENSE2H}	Current sense settling time from rising edge of INPUT	$\begin{aligned} &V_{\text{IN}} = 0 \text{ V to 5 V; } V_{\text{SEn}} = 5 \text{ V;} \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega; \ R_{\text{L}} = 4.3 \ \Omega \end{aligned}$		100	250	μs
∆tdsense2h	Current sense settling time from rising edge of I _{OUT} (dynamic response to a step change of I _{OUT})	$V_{\text{IN}} = 5 \text{ V; } V_{\text{SEn}} = 5 \text{ V;}$ $R_{\text{SENSE}} = 1 \text{ k}\Omega; \text{ Isense} = 90 \%$ of Isensemax; $R_{\text{L}} = 4.3 \Omega$			100	μs
t _{DSENSE2L}	Current sense turn-off delay time from falling edge of INPUT	$\begin{aligned} &V_{\text{IN}} = 5 \text{ V to 0 V; } V_{\text{SEn}} = 5 \text{ V;} \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega; \ R_{\text{L}} = 4.3 \ \Omega \end{aligned}$		50	250	μs
	imings (chip temperature so and VCC sense mode)") ⁽⁴⁾	ense mode - see <i>Figure 8: "M</i>	ultisen	se timi	ings (cl	nip
t _{DSENSE3H}	V _{SENSE_TC} settling time from rising edge of SEn	$\begin{split} &V_{\text{SEn}} = 0 \text{ V to 5 V;} \\ &V_{\text{SEL0}} = 0 \text{ V; } V_{\text{SEL1}} = 5 \text{ V;} \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega \end{split}$			60	μs
tdsense3L	V _{SENSE_TC} disable delay time from falling edge of SEn	$\begin{split} &V_{\text{SEn}} = 5 \text{ V to 0 V;} \\ &V_{\text{SEL0}} = 0 \text{ V; } V_{\text{SEL1}} = 5 \text{ V;} \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega \end{split}$			20	μs
	imings (V _{CC} voltage sense r and VCC sense mode)") ⁽⁴⁾	mode - see Figure 8: "Multise	nse tim	nings (d	chip	
t _{DSENSE4H}	V _{SENSE_VCC} settling time from rising edge of SEn	$\begin{split} &V_{SEn} = 0 \text{ V to 5 V;} \\ &V_{SEL0} = 5 \text{ V; } V_{SEL1} = 5 \text{ V;} \\ &R_{SENSE} = 1 k\Omega \end{split}$			60	μs

14/46 DocID027403 Rev 1



7 V < Vcc < 18	V; -40°C < T _j < 150°C					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{DSENSE4} L	V _{SENSE_VCC} disable delay time from falling edge of SEn	$\begin{split} &V_{\text{SEn}} = 5 \text{ V to 0 V;} \\ &V_{\text{SEL0}} = 5 \text{ V; } V_{\text{SEL1}} = 5 \text{ V;} \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega \end{split}$			20	μs
MultiSense tir	mings (Multiplexer transition	on times) ⁽⁴⁾				
t _{D_XtoY}	MultiSense transition delay from Ch _X to Ch _Y	$\begin{split} &V_{\text{INO}} = 5 \text{ V; } V_{\text{IN1}} = 5 \text{ V;} \\ &V_{\text{SEn}} = 5 \text{ V; } V_{\text{SEL1}} = 0 \text{ V;} \\ &V_{\text{SEL0}} = 0 \text{ V to 5 V;} \\ &I_{\text{OUT0}} = 0 \text{ A; } I_{\text{OUT1}} = 3 \text{ A;} \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega \end{split}$			20	μs
t _{D_CSto} TC	MultiSense transition delay from current sense to T _C sense	$\begin{split} &V_{\text{INO}} = 5 \text{ V; } V_{\text{SEn}} = 5 \text{ V;} \\ &V_{\text{SEL0}} = 0 \text{ V; } V_{\text{SEL1}} = 0 \text{ V to} \\ &5 \text{ V; } I_{\text{OUTO}} = 1.5 \text{ A;} \\ &R_{\text{SENSE}} = 1 k\Omega \end{split}$			60	μs
t _{D_TCto} cs	MultiSense transition delay from T _C sense to current sense	$\begin{aligned} &V_{\text{INO}} = 5 \text{ V; } V_{\text{SEn}} = 5 \text{ V;} \\ &V_{\text{SEL0}} = 0 \text{ V; } V_{\text{SEL1}} = 5 \text{ V to} \\ &0 \text{ V; } I_{\text{OUTO}} = 1.5 \text{ A;} \\ &R_{\text{SENSE}} = 1 k\Omega \end{aligned}$			20	μs
t _{D_} cs _{to} vcc	MultiSense transition delay from current sense to Vcc sense	$V_{IN1} = 5 \text{ V}; V_{SEn} = 5 \text{ V}; \\ V_{SEL0} = 5 \text{ V}; V_{SEL1} = 0 \text{ V to} \\ 5 \text{ V}; I_{OUT1} = 1.5\text{A}; \\ R_{SENSE} = 1 \text{ k}\Omega$			60	μs
t _{D_VCCto} cs	MultiSense transition delay from V _{CC} sense to current sense	$ \begin{aligned} &V_{\text{IN1}} = 5 \text{ V; } V_{\text{SEn}} = 5 \text{ V; } \\ &V_{\text{SEL0}} = 5 \text{ V; } V_{\text{SEL1}} = 5 \text{ V to } \\ &0 \text{ V; } I_{\text{OUT1}} = 1.5 \text{ A; } \\ &R_{\text{SENSE}} = 1 k\Omega \end{aligned} $			20	μs
to_tctovcc	MultiSense transition delay from T _C sense to V _{CC} sense	$\begin{split} &V_{CC} = 13 \text{ V; } T_J = 125^{\circ}\text{C;} \\ &V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V to} \\ &5 \text{ V; } V_{SEL1} = 5 \text{ V;} \\ &R_{SENSE} = 1 k\Omega \end{split}$			20	μs
t _{D_} vcctoTC	MultiSense transition delay from V _{CC} sense to T _C sense	$\begin{aligned} &V_{CC} = 13 \text{ V; } T_J = 125^{\circ}\text{C;} \\ &V_{SEn} = 5 \text{ V; } V_{SEL0} = 5 \text{ V to} \\ &0 \text{ V; } V_{SEL1} = 5 \text{ V;} \\ &R_{SENSE} = 1 k\Omega \end{aligned}$			20	μs
t _{D_CSto} vsenseh	MultiSense transition delay from stable current sense on Ch _X to V _{SENSEH} on Ch _Y	$\begin{split} &V_{\text{IN0}} = 5 \text{ V; } V_{\text{IN1}} = 0 \text{ V;} \\ &V_{\text{SEn}} = 5 \text{ V; } V_{\text{SEL1}} = 0 \text{ V;} \\ &V_{\text{SEL0}} = 0 \text{ V to 5 V;} \\ &I_{\text{OUT0}} = 3 \text{ A; } V_{\text{OUT1}} = 4 \text{ V;} \\ &R_{\text{SENSE}} = 1 k\Omega \end{split}$			20	μs

Notes:

 $[\]ensuremath{^{(1)}}\xspace$ Parameter guaranteed by design and characterization; not subject to production test.

 $^{^{(2)}}$ All values refer to Vcc = 13 V; T_j = 25°C, unless otherwise specified.

 $^{^{(3)}\}mbox{Vcc}$ sensing and \mbox{Tc} sensing are referred to GND potential.

 $^{^{(4)}\}mbox{Transition}$ delays are measured up to +/- 10% of final conditions.

Figure 4: IOUT/ISENSE versus IOUT





Figure 5: Current sense accuracy versus IOUT



VOUT

twoff

VCc

80% Vcc

ON

OFF

dV_{OUT}/dt


20% Vcc

t

GAPG2609141134CFT

Figure 6: Switching time and Pulse skew





577

Figure 8: Multisense timings (chip temperature and VCC sense mode)




Figure 9: TDSTKON




Table 10: Truth table

Mode	Conditions	INx	FR	SEn	SELx	OUTx	MultiSense	Comments
Standby	All logic inputs low	Ы	L	L	L	L	Hi-Z	Low quiescent current consumption
		L	Х			L	See (1)	
Normal	Nominal load connected;	Η	L	Se	e ⁽¹⁾	Н	See (1)	Outputs configured for auto-restart
	T _j < 150 °C	Ι	Ι			Н	See (1)	Outputs configured for Latch-off
		┙	Х			L	See (1)	
Overload	Overload or short to GND causing: T _j > T _{TSD} or	Н	L	Se	e ⁽¹⁾	Н	See (1)	Output cycles with temperature hysteresis
	$\Delta T_j > \Delta T_{j_SD}$	I	Н			L	See (1)	Output latches-off
Undervoltage	V _{CC} < V _{USD} (falling)	Χ	X	Х	X	L L	Hi-Z Hi-Z	Re-start when Vcc > Vusp + Vusphyst (rising)
OFF-state	Short to Vcc	L	Х	0.0	- (1)	Н	See (1)	
diagnostics	Open-load	L	Χ	56	e ⁽¹⁾	Н	See (1)	External pull-up
Negative output voltage	Inductive loads turn-off	L	Х	Se	e ⁽¹⁾	< 0 V	See ⁽¹⁾	

Notes:

Table 11: MultiSense multiplexer addressing

					MultiSer	nse output		
SEn	SEL ₁	SEL ₀	MUX channel	Nomal mode	Overload	OFF-state diag.	Negative output	
L	Х	Х		Hi-Z				
Н	L	L	Channel 0 diagnostic	I _{SENSE} = 1/K * I _{OUT0}	V _{SENSE} = V _{SENSEH}	Vsense = Vsenseh	Hi-Z	
Н	L	Н	Channel 1 diagnostic	Isense = 1/K * Iout1	Vsense = Vsenseh	V _{SENSE} = V _{SENSEH}	Hi-Z	
Н	Н	L	T _{CHIP} Sense	V _{SENSE} = V _{SENSE_TC}				
Н	Н	Н	Vcc Sense		V _{SENSE} =	Vsense_vcc		

Notes:

 $^{(1)}$ Example 2: FR = 1; IN $_0$ = 0; OUT $_0$ = latched, V $_0$ T $_0$ > V $_0$ L; MUX channel = channel 0 diagnostic; Mutisense = V $_0$ ENSEH



⁽¹⁾Refer to Table 11: "MultiSense multiplexer addressing"

 $^{^{(2)}}$ Example 1: FR = 1; IN₀ = 0; OUT₀ = L (latched); MUX channel = channel 0 diagnostic; Mutisense = 0

⁽³⁾In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, Multisense pin delivers feedback according to OFF-State diagnostic.

2.4 Waveforms

Figure 10: Latch functionality - behavior in hard short circuit condition (TAMB << TTSD)





Figure 11: Latch functionality - behavior in hard short circuit condition



VND7030AJ Electrical specification

Figure 12: Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)





Figure 13: Standby mode activation







Normal Operation INx = LowINx = HighAND OR FaultRST = Low FaultRST = High AND OR t > t _{D_STBY} SEn = Low SEn = High AND OR SELx = Low SELx = High Stand-by Mode GAPGCFT00598


Figure 14: Standby state diagram


2.5 Electrical characteristics curves





Downloaded from Arrow.com.





































577














Protections VND7030AJ

3 Protections

3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing ΔT_j through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as ΔT_j exceeds the safety level of ΔT_{j_SD} . According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FaultRST = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to T_R (FaultRST = Low) or remains off (FaultRST = High).

3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, ILIMH, by operating the output power MOSFET in the active region.

3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V_{DEMAG}, allowing the inductor energy to be dissipated without damaging the device.



Application information 4

+5V Rprot INPUT Rprot Logic Rprot Rprot OUTPUT Rprot ADC in Multisens Cext Rsense OUT GND GAPG0810141031CFT

Figure 35: Application diagram

4.1 **GND** protection network against reverse battery




Figure 36: Simplified internal structure

577

DocID027403 Rev 1

4.1.1 Diode (DGND) in the ground line

A resistor (typ. $R_{GND} = 4.7 \text{ k}\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (*600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the Vcc pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in Table 12: "ISO 7637-2 electrical transient conduction along supply line".

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through Vcc and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Test Pulse selevel with Sta functional performance status		Status II performance	Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance
	Level	Us ⁽¹⁾	ume	min max		
1	III	-112V	500 pulses	0,5 s		2ms, 10Ω
2a	===	+55V	500 pulses	0,2 s	5 s	50μs, 2Ω
3a	IV	-220V	1h	90 ms	100 ms	0.1μs, 50Ω
3b	IV	+150V	1h	90 ms	100 ms	0.1μs, 50Ω
4 (2)	IV	-7V	1 pulse			100ms, 0.01Ω
Load dump according to ISO 16750)-2:2010			
Test B (3)		40V	5 pulse	1 min		400ms, 2Ω

Table 12: ISO 7637-2 - electrical transient conduction along supply line

Notes:

4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the Vcc line, the control pins will be pulled negative. ST suggests to insert a resistor (Rprot) in line both to prevent the microcontroller I/O pins to latch-up and to protect the HSD inputs.

28/46 DocID027403 Rev 1



⁽¹⁾Us is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

⁽²⁾Test pulse from ISO 7637-2:2004(E).

⁽³⁾With 40 V external suppressor referred to ground (-40°C < T_i < 150°C).

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation

 $V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$

Calculation example:

For $V_{CCpeak} = -150 \text{ V}$; $I_{latchup} \ge 20 \text{ mA}$; $V_{OH\mu C} \ge 4.5 \text{ V}$

 $7.5 \text{ k}\Omega \leq R_{prot} \leq 140 \text{ k}\Omega.$

Recommended values: $R_{prot} = 15 \text{ k}\Omega$

4.4 Multisense - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (MultiSense) delivering the following signals:

- Current monitor: current mirror of channel output current
- V_{CC} monitor: voltage propotional to V_{CC}
- T_{CASE}: voltage propotional to chip temperature

Those signals are routed through an analog multiplexer which is configured and controlled by means of SELx and SEn pins, according to the address map in *MultiSense multiplexer* addressing Table.





Figure 37: MultiSense and diagnostic - block diagram

47/

DocID027403 Rev 1

4.4.1 Principle of Multisense signal generation

Figure 38: MultiSense block diagram



Current monitor

When current mode is selected in the MultiSense, this output is capable to provide:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to known ratio named K
- Diagnostics flag in fault conditions delivering fixed voltage Vsenseh

The current delivered by the current sense circuit, I_{SENSE}, can be easily converted to a voltage V_{SENSE} by using an external sense resistor, R_{SENSE}, allowing continuous load monitoring and abnormal condition detection.

Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention), V_{SENSE} calculation can be done using simple equations

Current provided by MultiSense output: $I_{SENSE} = I_{OUT}/K$

Voltage on R_{SENSE}: $V_{SENSE} = R_{SENSE} \cdot I_{SENSE} = R_{SENSE} \cdot I_{OUT}/K$

Where:

- V_{SENSE} is voltage measurable on R_{SENSE} resistor
- Isense is current provided from MultiSense pin in current output mode

30/46 DocID027403 Rev 1



- I_{OUT} is current flowing through output
- K factor represents the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying ratio between Iout and Isense.

Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the MultiSense pin which is switched to a "current limited" voltage source, V_{SENSEH}.

In any case, the current sourced by the MultiSense in this condition is limited to Isenseh.

The typical behavior in case of overload or hard short circuit is shown in *Waveforms* section.




Figure 39: Analogue HSD - open-load detection in off-state




Figure 40: Open-load / short to VCC condition

Table 13: MultiSense pin levels in off-state

Condition	Output	MultiSense	SEn
	V> V	Hi-Z	L
Open-load	$V_{OUT} > V_{OL}$	Vsenseh	Н
	Varia (Var	Hi-Z	L
	Vout < Vol	0	Н
Chart to \/	Maria N. Mari	Hi-Z	L
Short to Vcc	Vout > Vol	Vsenseh	Н
Nominal	\/ - \/	Hi-Z	L
inominai	V _{OUT} < V _{OL}	0	Н

4.4.2 TCASE and VCC monitor

In this case, MultiSense output operates in voltage mode and output level is referred to device GND. Care must be taken in case a GND network protection is used, because a voltage shift is generated between device GND and the microcontroller input GND reference.

Figure 41: "GND voltage shift" shows link between V_{MEASURED} and real V_{SENSE} signal.

Multisense voltage mode

- Vsenseh

- Vcc monitor

- Tcase monitor

Reprort

To uc ADC

GAPGCFT01136

Figure 41: GND voltage shift

V_{CC} monitor

Battery monitoring channel provides V_{SENSE} = V_{CC} / 4.

Case temperature monitor

Case temperature monitor is capable to provide information about the actual device temperature. Since a diode is used for temperature sensing, the following equation describes the link between temperature and output V_{SENSE} level:

$$V_{SENSE_TC}(T) = V_{SENSE_TC}(T_0) + dV_{SENSE_TC} / dT * (T - T_0)$$

where dV_{SENSE_TC} / dT ~ typically -5.5 mV/K (for temperature range (-40 °C to 150 °C).

4.4.3 Short to VCC and OFF-state open-load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU}.

It is preferable V_{PU} to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

 R_{PU} must be selected in order to ensure $V_{OUT} > V_{OLmax}$ in accordance with the following equation:



DocID027403 Rev 1

Equation

$$R_{_{PU}} < \frac{V_{_{PU}} - 4}{I_{L(off2)min @ 4V}}$$

Downloaded from Arrow.com.

5 Maximum demagnetization energy (VCC = 16 V)

Maximum turn off current versus inductance

100

10 BA

10 Single Pulse
Repetitive pulseTjstart = 100°C
Repetitive pulseTjstart = 125°C

10 CAPGCFT01278

Figure 42: Maximum turn off current versus inductance



Values are generated with $R_L = 0 \Omega$.

In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

577

6 Package and PCB thermal data

6.1 PowerSSO-16 thermal data

Figure 43: PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)




Figure 44: PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)






Table 14: PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	77 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	2.2 mm x 3.9 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm ² or 8 cm ²

36/46 DocID027403 Rev 1

Figure 45: Rthj-amb vs PCB copper area in open box free air condition (one channel on) RTHjamb 90 ----RTHjamb 80 70 60 50 40 30 2 0 4 6 8 10 PCB Cu heatsink area (cm^2) GAPGCFT01277





Equation: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_P/T$

577

DocID027403 Rev 1

Figure 47: Thermal fitting model of a double-channel HSD in PowerSSO-16



The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15: Thermal parameters

Area/island (cm²)	Footprint	2	8	4L
R1 = R7 (°C/W)	1.8			
R2 = R8 (°C/W)	2			
R3 (°C/W)	7	7	7	5
R4 (°C/W)	16	6	6	4
R5 (°C/W)	30	20	10	3
R6 (°C/W)	26	20	18	7
C1 = C7 (W.s/°C)	0.00065			
C2 = C8 (W.s/°C)	0.03			
C3 (W.s/°C)	0.15			
C4 (W.s/°C)	0.2	0.3	0.3	0.4
C5 (W.s/°C)	0.4	1	1	4
C6 (W.s/°C)	3	5	7	18

VND7030AJ Package information

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

7.1 PowerSSO-16 package information

8017965 фg99@CA-BD BOTTOM VIEW Ф|999 (MC|A-BD SECTION A-A E2 <u>∧</u> ∧ //eeeC - SEATING PLANE Ċ & A1⁻¹ b \phi add@CD SECTION B-B <u>/</u>3\ D <u></u>

√3

√8 – (b) – WITH PLATING A A EI E (0.25D x 0.75E1) BASE METAL 2x A 2x N/2 TIPS TOP VIEW (see FIG.2) GAPG1605141159CFT

Figure 48: PowerSSO-16 package dimensions

Table 16: PowerSSO-16 mechanical data

Symbol	Millimeters		
Symbol	Min.	Тур.	Max.
Θ	0°		8°
Θ1	0°		
Θ2	5°		15°
Θ3	5°		15°
A			1.70
A1	0.00		0.10
A2	1.10		1.60



DocID027403 Rev 1

Complete I	Millimeters			
Symbol	Min.	Тур.	Max.	
b	0.20		0.30	
b1	0.20	0.25	0.28	
С	0.19		0.25	
c1	0.19	0.20	0.23	
D		4.9 BSC		
D1	3.60		4.20	
е	0.50 BSC			
Е	6.00 BSC			
E1	3.90 BSC			
E2	1.90		2.50	
h	0.25		0.50	
L	0.40	0.60	0.85	
L1	1.00 REF			
N	16			
R	0.07	0.07		
R1	0.07			
S	0.20			
	Tolerance of form and position			
aaa	0.10			
bbb	0.10			
ccc	0.08			
ddd	0.08			
eee	0.10			
fff	0.10			
999	0.15			

VND7030AJ Package information

7.2 PowerSSO-16 packing information

Figure 49: PowerSSO-16 reel 13"




Table 17: Reel dimensions

Description	Value ⁽¹⁾
Base quantity	2500
Bulk quantity	2500
A (max)	330
B (min)	1.5
C (+0.5, -0.2)	13
D (min)	20.2
N	100
W1 (+2 /-0)	12.4
W2 (max)	18.4

Notes:

⁽¹⁾All dimensions are in mm.

Package information VND7030AJ

Figure 50: PowerSSO-16 carrier tape





Table 18: PowerSSO-16 carrier tape dimensions

Description	Value ⁽¹⁾
A ₀	6.50 ± 0.1
B ₀	5.25 ± 0.1
K ₀	2.10 ± 0.1
K ₁	1.80 ± 0.1
F	5.50 ± 0.1
P ₁	8.00 ± 0.1
W	12.00 ± 0.3

Notes:

Figure 51: PowerSSO-16 schematic drawing of leader and trailer tape




42/46 DocID027403 Rev 1

⁽¹⁾All dimensions are in mm.

VND7030AJ Package information

7.3 PowerSSO-16 marking information

Figure 52: PowerSSO-16 marking information





Engineering Samples: these samples can be clearly identified by a dedicated special symbol in the marking of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.

47/

DocID027403 Rev 1

Order codes VND7030AJ

8 Order codes

Table 19: Device summary

Package	Order codes	
Гаскауе	Tape and reel	
PowerSSO-16	VND7030AJTR	

VND7030AJ Revision history

9 Revision history

Table 20: Document revision history

Date	Revision	Changes
25-May-2015	1	Initial release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

