#### 32-BIT ARM926EJ-S RISC PROCESSOR

## • 103, 155, 177 MHz

- 5-stage pipeline
- Harvard architecture
- 8 kB I-cache and 4 kB D-cache
- 32-bit ARM and 16-bit Thumb instruction sets, can be mixed for performance/code density tradeoffs
- MMU to support virtual memory based OS's such as Linux, WinCE/Pocket PC, VxWorks, etc.
- DSP instruction extensions: improved divide, single cycle multiply accumulate
- ARM Jazelle, 1060 CM (Caffeine Marks) Java Accelerator
- Embedded ICE-RT debug unit
- JTAG boundary scan support
- Clock-gated processor for decreased power dissipation

#### EXTERNAL SYSTEM BUS INTERFACE

- 32-bit data bus, 28-bit external address bus
- Glueless interface to SDRAM, SRAM, EEPROM, buffered DIMM, Flash
- Up to 256 MB SDRAM, up to 2 GB DIMM
- 4 static and 4 dynamic chip selects
- 0-63 wait states per chip select
- Self-refresh during system sleep
- Automatic dynamic bus sizing to 8-bits, 16-bits, 32-bits
- Burst-mode support with automatic data width adjustment
- 2 external DMA channels for external peripheral support

#### SYSTEM BOOT

- High-speed boot from 8-bit, 16-bit, or 32-bit ROM or Flash
- Hardware-supported low cost boot from serial EEPROM through SPI port (patent pending)

#### OPTIMIZED 10/100 ETHERNET MAC

- MII or RMII PHY interfaces
- Full or half duplex
- Station, broadcast, multicast address filtering
- 2 kB Rx FIFO
- 256 B Tx FIFO with on-chip buffer descriptor ring (eliminates underruns and decreases bus traffic)
- Separate Tx and Rx DMA channels
- Intelligent receive-side buffer size selection
- Support for full statistics gathering
- Support for external CAM filtering

## FLEXIBLE LCD CONTROLLER

- Supports commercially available displays • up to SVGA
- Active-matrix color TFT displays
- Up to 18 bpp; 256K colors
- Single and dual-panel color passive-matrix displays
  - Up to 16 bpp 4:4:4 RGB; 3375 colors
- Single and dual-panel monochrome STN displays
- 1, 2, 4 bpp palletized grayscale
- Formats image data and generates timing control signals
- Internal programmable palette-LUT and grayscaler support different color techniques
- Programmable panel-clock frequency

#### USB PORTS

- USB v.2.0 Full Speed (12 Mbps) and low speed (1.5 Mbps)
- OHCI host and 11 end points device
- Single PHY can be used with either
- host or device
- Interface to external PHY for simultaneous host and device operation
- USB host is a bus master
- Each USB device endpoint is supported by a dedicated DMA channel, 13 total
- 20 B Rx FIFO and 20 B Tx FIFO

### SERIAL PORTS

- 4 serial modules, each independently configurable to UART mode, SPI master mode, or SPI slave mode
- Bit rates from 75 bps to 1.8 Mbps: asynchronous x8 mode
- Max bit rates for synchronous mode are:
  - 1/16 CPU speed for SPI master
  - 1/32 CPU speed for SPI slave
  - UART provides:
  - High-performance hardware and software flow control
  - Odd, even, or no parity
  - 5, 6, 7 or 8 bits
  - 1 or 2 stop bits
  - Receive-side character and buffer gap timers
- Internal or external clock support for synchronous mode
- 4 receive-side data match detectors
- 2 dedicated DMA channels per module, 8 total
- 32 B Tx FIFO and 32 B Rx FIFO per module

### I<sup>2</sup>C PORT

- I<sup>2</sup>C v.1.0, configurable to master or slave mode
- Bit rates: fast (400 kHz) or normal (100 kHz) with clock stretching
- 7-bit and 10-bit address modes


### 1284 PARALLEL PERIPHERAL-TO-HOST PORT

- All standard modes: ECP, Byte, Nibble, Compatibility
- RLE (Run Length Encoding) decoding of compressed data in ECP mode
- Operating clock from 100 kHz to 2 MHz
- 4 dedicated DMA channels 2 for data and 2 for control
- Microsoft Plug-and-Play, no Windows driver needed



# Hardware Specifications

<ul> <li>SYSTEM BUS DMA</li> <li>Every system bus peripheral is a bus master with dedicated DMA engine</li> <li>Deterministic bus bandwidth allocation (patent pending)</li> </ul>	SYSTEM TIMERS   • Watchdog timer  • System bus monitor timer  • Peripheral bus monitor timer	CLOCK GENERATOR • Low cost external crystal • Internal Phase-Locked Loop (PLL) • Software programmable PLL parameters • Optional external oscillator • Separate oscillator for USB
EXTERNAL PERIPHERAL DMA • 2-channel DMA engine • Supports memory-to-memory transfers	GENERAL PURPOSE 1/0 • 73 programmable GPIO pins (muxed with other functions) - Includes 7 high-current (8 mA) GPIO pins • Software-readable power-up status registers for customer-defined bootstrapping	<ul> <li>OPERATING VOLTAGE</li> <li>Core: 1.5V ± 0.1V</li> <li>I/O ring: 3.3V ± 10%</li> </ul>
POWER MANAGEMENT  Power save during normal operation Disables unused modules Power save during sleep mode Sets SDRAM to self-refresh mode Individually disables every module except selected wakeup modules	EXTERNAL INTERRUPTS  • 4 external programmable interrupts - Rising- or falling-edge sensitive - Low- or high-level sensitive	O P E R ATIN G FR E Q U E N C Y • 103 MHz: 0° C to 70° C • 155 MHz: -40° C to 85° C • 177 MHz: 0° C to 70° C
- Wakeup on valid packets or characters     - Patent pending technology      VECTORED INTERRUPT CONTROLLER      - Holds pointers to all interrupt service routines for rapid service     - Services all peripherals     - Hardware interrupt prioritization      GENERAL PURPOSE	REAL TIME CLOCK	POWER CONSUMPTION • 177 MHz: 0.64 W • 155 MHz: 0.59 W • 103 MHz: 0.52 W PACKAGE • 272-pin BGA including 16 thermal balls • 1.27 mm ball pitch • 27 mm x 27 mm • Lead-free, RoHS compliant
<ul> <li>TIMERS/CONTROLLERS/PW</li> <li>8 independent 16- or 32-bit programmable timers, counters, or 4 PWM functions</li> <li>Each has an I/O pin</li> <li>Mode selectable into: <ul> <li>Internal timer mode<sup>®</sup></li> <li>External gated timer mode</li> <li>External gated timer mode</li> <li>External event counter</li> <li>PWM</li> </ul> </li> <li>Timers/counters can be concatenated</li> <li>Minute-range events measurable</li> <li>Source clock selectable</li> <li>Internal clock or external pulse event</li> <li>Individually enabled/disabled</li> </ul>	M Queries MICROSOFT® WINDOWS® CESUPPORT Complete Windows CE 5.0 Board Support Package (BSP) Custom-developed drivers to support peripherals, modules and Development Kits Exclusive software to provide debugging channel via Ethernet connection	<ul> <li>LINUX SUPPORT (LXNETES)</li> <li>Based on Linux 2.6.x kernel</li> <li>Complete GNU ToolSuite of compilers and debuggers</li> <li>Bootloader for managing and installing software updates</li> </ul>



#### DIGI SERVICE AND SUPPORT

You can purchase with confidence knowing that Digi is here to support you with expert technical support and a strong one-year warranty. www.digi.com/support

Digi International 11001 Bren Road E. Minnetonka, MN 55343 U.S.A. PH: 877-912-3444 952-912-3444 FX: 952-912-4952 www.digi.com

#### © 2004-2006 Digi International Inc. www.digi-intl.co.jp www.digi.cn Digi, Digi International, the Digi logo, the Making Device Networking Easy logo, NetSilicon, NET+ and NET+Works are trademarks or registered trademarks of Digi\_International, Inc. in the United States and other countries worldwide. ARM and NET+ARM are trademarks or registered trademarks

**Digi International France** 31 rue des Poissonniers 92200 Neuilly sur Seine PH: +33-1-55-61-98-98 FX: +33-1-55-61-98-99 www.digi.fr

of ARM Limited. All other trademarks are property of their respective owners.

#### Digi International KK

NES Building South 8F 22-14 Sakuragaoka-cho, Shibuya-ku Tokyo 150-0031, Japan PH: +81-3-5428-0261 FX: +81-3-5428-0262 www.digi-intl.co.jp

#### Digi International (HK) Limited Suite 1703-05, 17/F., K Wah Centre 191 Java Road

Surte 1/03-05, 1//F., K Wah Centre 191 Java Road North Point, Hong Kong PH: +852-2833-1008 FX: +852-2572-9989 www.digi.cn

# www.digi.com

email: info@digi.com

> 91001266 C2/1106



Downloaded from Arrow.com.