

Figure 2 - Pin Connections

### **Change Summary**

Changes from the May 2005 issue to the September 2011 issue.

Page	Item	Change
1	Ordering Information	Removed leaded packages as per PCN notice.

#### **Pin Description**

	Pin #	Nama	Description							
PDIP	PLCC	Name	Description							
1-3	1-3	Y2-Y0	Y2-Y0 Analog (Inputs/Outputs): these are connected to the Y2-Y0 columns of the switch array.							
4	6	DATA	DATA (Input): a logic high input will turn on the selected switch and a logic low will turn off the selected switch. Active High.							
5	7	X0	X0 Analog (Input/Output): this is connected to the X0 row of the switch array.							
6	8	AX0	X0 Address Line (Input)							
7	9	X1	X1 Analog (Input/Output): this is connected to the X1 row of the switch array.							
8	10	AX1	X1 Address Line (Input)							
9	11	X2	X2 Analog (Input/Output): this is connected to the X2 row of the switch array.							
10	12	CS	Chip Select (Input): this is used to select the device. Active High.							
11	13	ХЗ	X3 Analog (Input/Output): this is connected to the X3 row of the switch array.							
12	14	V <sub>SS</sub>	Digital Ground Reference							

#### **Pin Description**

	Pin #	Name	Description
PDIP	PLCC	Name	Description
13	15	V <sub>EE</sub>	Negative Power Supply
14-16	16,17, 20	AY0-AY2	Y0 -Y2 Address Lines (Inputs)
17	21	STROBE	STROBE (Input): enables function selected by address and data. Address must be stable before STROBE goes high and DATA must be stable on the falling edge of the STROBE. Active High.
18	22	RESET	Master RESET (Input): this is used to turn off all switches regardless of the condition of CS. Active High.
19-23	23-27	Y7-Y3	Y7-Y3 Analog (Inputs/Outputs): these are connected to the Y7-Y3 columns of the switch array.
24	28	VDD	Positive Power Supply
	4, 5, 18, 19	NC	No Connect

#### **Functional Description**

The MT8806 is an analog switch matrix with an array size of 8 x 4. The switch array is arranged such that there are 8 columns by 4 rows. The columns are referred to as the Y inputs/outputs and the rows are the X inputs/outputs. The crosspoint analog switch array will interconnect any X I/O with any Y I/O when turned on and provide a high degree of isolation when turned off. The control memory consists of a 32 bit write only RAM in which the bits are selected by the address inputs (AY0-AY2, AX0 & AX1). Data is presented to the memory on the DATA input. Data is asynchronously written into memory whenever both the CS (Chip Select) and the STROBE inputs are high and is latched on the falling edge of STROBE. A logical "1" written into a memory cell turns the corresponding crosspoint switch on and a logical "0" turns the crosspoint off. Only the crosspoint switches corresponding to the addressed memory location are altered when data is written into memory. The remaining switches retain their previous states. Any combination of X and Y inputs/outputs can be interconnected by establishing appropriate patterns in the control memory. A logical "1" on the RESET input will asynchronously return all memory locations to logical "0" turning off all crosspoint switches regardless of whether CS is high or low. Two voltage reference pins (V<sub>SS</sub> and V<sub>EE</sub>) are provided for the MT8806 to enable switching of negative analog signals. The range for digital signals is from V<sub>DD</sub> to V<sub>SS</sub> while the range for analog signals is from V<sub>DD</sub> to V<sub>EE</sub>. V<sub>SS</sub> and V<sub>EE</sub> pins can be tied together if a single voltage reference is needed.

#### **Address Decode**

The five address inputs along with the STROBE and CS (Chip Select) inputs are logically ANDed to form an enable signal for the resettable transparent latches. The DATA input is buffered and is used as the input to all latches. To write to a location, RESET must be low and CS must go high while the address and data are set up. Then the STROBE input is set high and then low causing the data to be latched. The data can be changed while STROBE is high, however, the corresponding switch will turn on and off in accordance with the DATA input. DATA must be stable on the falling edge of STROBE in order for correct data to be written to the latch.

#### $\textbf{Absolute Maximum Ratings*-} \ \ \textit{Voltages are with respect to V}_{\text{EE}} \ \textit{unless otherwise stated}.$

	Parameter	Symbol	Min.	Max.	Units
1	Supply Voltage	V <sub>DD</sub> V <sub>SS</sub>	-0.3 -0.3	15.0 V <sub>DD</sub> +0.3	V V
2	Analog Input Voltage	V <sub>INA</sub>	-0.3	V <sub>DD</sub> +0.3	V
3	Digital Input Voltage	V <sub>IN</sub>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
4	Current on any I/O Pin	I		±15	mA
5	Storage Temperature	T <sub>S</sub>	-65	+150	°C
6	Package Power Dissipation PLASTIC DIP	$P_{D}$		0.6	W

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

#### $\textbf{Recommended Operating Conditions} \text{ - Voltages are with respect to V}_{\text{EE}} \text{ unless otherwise stated}.$

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	Operating Temperature	T <sub>O</sub>	-40	25	85	°C	
2	Supply Voltage	$V_{DD}$ $V_{SS}$	4.5 V <sub>EE</sub>		13.2 V <sub>DD</sub> -4.5	V V	
3	Analog Input Voltage	$V_{INA}$	$V_{EE}$		$V_{DD}$	V	
4	Digital Input Voltage	V <sub>IN</sub>	$V_{SS}$		$V_{DD}$	V	

## $\textbf{DC Electrical Characteristics}^{\dagger} \text{- Voltages are with respect to V}_{\text{EE}} = \text{V}_{\text{SS}} = \text{0V}, \text{V}_{\text{DD}} = \text{12V unless otherwise stated}.$

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
1	Quiescent Supply Current	I <sub>DD</sub>		1	100	μА	All digital inputs at $V_{IN}=V_{SS}$ or $V_{DD}$
				0.4	1.5	mA	All digital inputs at $V_{IN}$ =2.4 + $V_{SS}$ ; $V_{SS}$ =7.0V
				5	15	mA	All digital inputs at V <sub>IN</sub> =3.4V
2	Off-state Leakage Current (See G.9 in Appendix)	l <sub>OFF</sub>		±1	±500	nA	$IV_{Xi} - V_{Yj}I = V_{DD} - V_{EE}$ See Appendix, Fig. A.1
3	Input Logic "0" level	$V_{IL}$			0.8+V <sub>S</sub> s	V	V <sub>SS</sub> =7.5V; V <sub>EE</sub> =0V
4	Input Logic "1" level	V <sub>IH</sub>	2.0+V <sub>SS</sub>			V	$V_{SS}$ =6.5V; $V_{EE}$ =0V
5	Input Logic "1" level	V <sub>IH</sub>	3.3			V	
6	Input Leakage (digital pins)	I <sub>LEAK</sub>		0.1	10	μΑ	All digital inputs at $V_{IN} = V_{SS}$ or $V_{DD}$

<sup>†</sup> DC Electrical Characteristics are over recommended temperature range. ‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

#### $\textbf{DC Electrical Characteristics-Switch Resistance} \text{ - V}_{DC} \text{ is the external DC offset applied at the analog I/O pins.}$

	Characteristics	Sym.	25	s∘C	70	)°C	85	85°C		Test Conditions
			Тур.	Max.	Тур.	Max.	Тур.	Тур. Мах.		
1	$ \begin{array}{lll} \text{On-state} & \text{V}_{\text{DD}}\text{=}12\text{V} \\ \text{Resistance} & \text{V}_{\text{DD}}\text{=}10\text{V} \\ & \text{V}_{\text{DD}}\text{=}&5\text{V} \\ \text{(See G.1, G.2, G.3 in} \\ \text{Appendix)} \end{array} $	R <sub>ON</sub>	45 55 120	65 75 185		75 85 215		80 90 225	Ω	$V_{SS}=V_{EE}=0V, V_{DC}=V_{DD}/2,$ $IV_{Xi}-V_{Yj}I=0.4V$ See Appendix, Fig. A.2
2	Difference in on-state resistance between two switches (See G.4 in Appendix)	ΔR <sub>ON</sub>	5	10		10		10	Ω	$V_{DD}$ =12V, $V_{SS}$ = $V_{EE}$ =0, $V_{DC}$ = $V_{DD}$ /2, $IV_{Xi}$ - $V_{Yj}I$ = 0.4V See Appendix, Fig. A.2

# AC Electrical Characteristics<sup>†</sup> - Crosspoint Performance - Voltages are with respect to $V_{DD}$ =5V, $V_{SS}$ =0V, $V_{EE}$ =-7V, unless otherwise stated.

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
1	Switch I/O Capacitance	Cs		20		pF	f=1 MHz
2	Feedthrough Capacitance	C <sub>F</sub>		0.2		pF	f=1 MHz
3	Frequency Response Channel "ON" 20LOG(V <sub>OUT</sub> /V <sub>Xi</sub> )=-3dB	F <sub>3dB</sub>		45		MHz	Switch is "ON"; $V_{INA} = 2Vpp$ sinewave; $R_L = 1k\Omega$ See Appendix, Fig. A.3
4	Total Harmonic Distortion (See G.5, G.6 in Appendix)	THD		0.01		%	Switch is "ON"; $V_{INA} = 2Vpp$ sinewave f= 1kHz; $R_L$ =1k $\Omega$
5	Feedthrough Channel "OFF" Feed.=20LOG (V <sub>OUT</sub> /V <sub>Xi</sub> ) (See G.8 in Appendix)	FDT		-95		dB	All Switches "OFF"; $V_{INA}$ = 2Vpp sinewave; $f$ = 1kHz; $R_L$ = 1k $\Omega$ See Appendix, Fig. A.4
6	Crosstalk between any two channels for switches Xi-Yi and	X <sub>talk</sub>		-45		dB	$V_{INA}$ =2Vpp sinewave f= 10MHz; R <sub>L</sub> = 75 $\Omega$
	Xj-Yj.			-90		dB	$V_{INA}$ =2Vpp sinewave f= 10kHz; R <sub>L</sub> = 600 $\Omega$
	Xtalk=20LOG (V <sub>Yj</sub> /V <sub>Xi</sub> ).  (See G.7 in Appendix).			-85		dB	$V_{INA}$ =2Vpp sinewave f= 10kHz; R <sub>L</sub> = 1k $\Omega$
	(Coo C.1 III Appointing).			-80		dB	$V_{INA}$ =2Vpp sinewave f= 1kHz; R <sub>L</sub> = 10k $\Omega$ Refer to Appendix, Fig. A.5 for test circuit.
7	Propagation delay through switch	t <sub>PS</sub>			30	ns	$R_L=1k\Omega; C_L=50pF$

<sup>†</sup> Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.
‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.
Crosstalk measurements are for Plastic DIPS only, crosstalk values for PLCC packages are approximately 5 dB better.

 $\textbf{AC Electrical Characteristics}^{\dagger} \textbf{- Control and I/O Timings} \textbf{- Voltages are with respect to } V_{DD} = 5 \text{V}, V_{SS} = 0 \text{V}, V_{EE} = -7 \text{V}, unless = -7 \text{V}, V_{SS} = 0 \text{V}, V_{$ 

	Characteristics	Sym.	Min.	Typ. <sup>‡</sup>	Max.	Units	Test Conditions
1	Control Input crosstalk to switch (for CS, DATA, STROBE, Address)	CX <sub>talk</sub>		30		mVpp	$V_{IN}$ =3V squarewave; $R_{IN}$ =1kΩ, $R_L$ =10kΩ See Appendix, Fig. A.6
2	Digital Input Capacitance	C <sub>DI</sub>		10		pF	f=1MHz
3	Switching Frequency	F <sub>O</sub>			20	MHz	
4	Setup Time DATA to STROBE	t <sub>DS</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF Å$
5	Hold Time DATA to STROBE	t <sub>DH</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF Å$
6	Setup Time Address to STROBE	t <sub>AS</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF Å$
7	Hold Time Address to STROBE	t <sub>AH</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF Å$
8	Setup Time CS to STROBE	t <sub>CSS</sub>	10			ns	$R_L = 1k\Omega$ , $C_L = 50pF Å$
9	Hold Time CS to STROBE	t <sub>CSH</sub>	10			ns	$R_L=1k\Omega$ , $C_L=50pF$ Å
10	STROBE Pulse Width	t <sub>SPW</sub>	20			ns	$R_L = 1k\Omega$ , $C_L = 50pF Å$
11	RESET Pulse Width	t <sub>RPW</sub>	40			ns	$R_L = 1k\Omega$ , $C_L = 50pF Å$
12	STROBE to Switch Status Delay	t <sub>S</sub>		40	100	ns	$R_L = 1k\Omega$ , $C_L = 50pF Å$
13	DATA to Switch Status Delay	t <sub>D</sub>		50	100	ns	$R_L = 1k\Omega$ , $C_L = 50pF$ Å
14	RESET to Switch Status Delay	t <sub>R</sub>		35	100	ns	$R_L = 1k\Omega$ , $C_L = 50pF Å$

<sup>†</sup> Timing is over recommended temperature range. See Fig. 3 for control and I/O timing details.

Digital Input rise time (tr) and fall time (tf) = 5 ns.

‡ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Å Refer to Appendix, Fig. A.7 for test circuit.





Figure 3 - Control Memory Timing Diagram

<sup>\*</sup> See Appendix, Fig. A.7 for switching waveform

MT8806 Data Sheet

AX0	AX1	AY0	AY1	AY2	Connection
0	0	0	0	0	X0-Y0
0	0	1	0	0	X0-Y1
0	0	0	1	0	X0-Y2
0	0	1	1	0	X0-Y3
0	0	0	0	1	X0-Y4
0	0	1	0	1	X0-Y5
0	0	0	1	1	X0-Y6
0	0	1	1	1	X0-Y7
1	0	0	0	0	X1-Y0 ↓
1	0	1	1	1	X1-Y7
0	1	0	0	0	X2-Y0
0	1	1	1	1	X2-Y7
1	1	0	0	0	X3-Y0 ↓ ↓
1	1	1	1	1	X3-Y7

Table 1 - Address Decode Truth Table



			]	A1				-	4	02/12	D3 /F3	<b>-</b> 1			02/12	b D3/F3		_		R.025/.045		4
Conforms	Note	z	NΕ	ND		Ф	Б	В	E2	E1	Ш	D2	D1	D	Α4	А3	A2	A1	Þ		Symbol	
ਰ						0.05C	0.013	0.026	0.191	0.450	0.485	0.191	0.450	0.485	0.020	0.042	0.062	0.090	0.165	MZ	in inches	Control D
JEDEC MS-018AB	Square	28	7	7	Pin fe	) BSC	0.021	0.032	0.219	0.456	0.495	0.219	0.456	0.495	1	0.056	0.083	0.120	0.180	MAX	hes	Control Dimensions
;—018AB	are	08	7	,	features	1.27	0.33	0.66	4.85	11.43	12.32	4.85	11.43	12.32	0.51	1.07	1.57	2.29	4.19	M N N	in mil	Altern, D
lss. A						BSC	0.53	0.81	5.56	11.58	12.57	5.56	11.58	12.57	I	1.42	2.11	3.05	4.57	MAX	in millimetres	Altern. Dimensions

σ

2


≥

Notes:

- All dimensions and tolerances conform to ANSI Y14.5M-1982
   Dimensions D1 and E1 do not include mould protrusions.
   Allowable mould protrusion is 0.010" per side. Dimensions D1 and E1 include mould protrusion mismatch and are determined at the parting line, that is D1 and E1 are measured at the extreme material condition at the upper or lower parting line.
   Controlling dimensions in Inches.
   Not To Scale
- 0,40,0
- Dimension R required for 120° minimum bend.

-					
	APPRD.	DATE	ACN	ISSUE	© Zarlink Semiconductor 2002 All rights reserved.
		15Aug94	5958	1	emiconductor
		10Sep99	5958 207469 212422	2	· 2002 All righ
		15Aug94 10Sep99 22Mar02	212422	3	s reserved.
			ZARLINK		
			HP / P	Previous package codes	
	GFDUUUZ		28 Tead PLCC	Package Outline for	Package Code QA

Semiconducto	Semiconductor 2002 All rights reserved.	s reserved.			Package Code QA
1	2	3		Previous package codes	Package Outline for
5958	5958 207469 212422	212422	ZARLINK ZARLINK	HP / P	
15Aug94	15Aug94 10Sep99 22Mar02	22Mar02			Arrow
			-		





# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sub>2</sub>C components conveys a license under the Philips I<sub>2</sub>C Patent rights to use these components in an I<sub>2</sub>C System, provided that the system conforms to the I<sub>2</sub>C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE