


Ordering Information

Part Number	Voltage	Junction Temp. Range	Package	Lead Finish
MIC22602YML	Adj.	-40° to +125°C	24-Pin 4x4 MLF [®]	Pb-Free

Note: MLF[®] is a GREEN RoHS compliant package. Lead finish is NiPdAu. Mold compound is Halogen Free.

Pin Configuration



24-Pin 4mm x 4mm MLF[®] (ML)

Pin Description

Pin Number	Pin Name	Description
1, 6, 13, 18	PVIN	Power Supply Voltage (Input): Requires bypass capacitor to GND.
17	SVIN	Signal Power Supply Voltage (Input): Requires bypass capacitor to GND.
2	EN/DLY	EN/DLY (Input): When this pin is pulled higher than the enable threshold, the part will start up. Below this voltage the device is in its low quiescent current mode. The pin has a 1µA current source charging it to VIN. By adding a capacitor to this pin a delay may easily be generated. The enable function will not operate with an input voltage lower than the minimum voltage specified.
4	RC	Ramp Control: Capacitor to ground from this pin determines slew rate of output voltage during start-up. This can be used for tracking capability as well as soft start. The RC pin cannot be left floating. Use a minimum capacitor value of 470pF or larger.
14	FB	Feedback: Input to the error amplifier, connect to the external resistor divider network to set the output voltage.
15	COMP	Compensation pin (Input): Place a RC network to GND to compensate the device, see applications section.
5	POR/PG	Power On Reset (Output): Open-drain output device indicates when the output is out of regulation and is active after the delay set by the DELAY pin.
7, 12, 19, 24	PGND	Power Ground: Ground
16	SGND	Signal Ground: Ground
3	DELAY	DELAY (Input): Capacitor to ground sets internal delay timer. Timer delays power-on reset (POR) output at turn-on and ramp down at turn-off.
8, 9, 10, 11, 20, 21, 22, 23	SW	Switch (Output): Internal power MOSFET output switches.
EP	GND	Exposed Pad (Power): Must make a full connection to a GND plane for full output power to be realized.

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V_{IN} , SV_{IN})	–0.3V to 6V
Output Switch Voltage (V_{SW})	–0.3V to 6V
Output Switch Current (I_{SW})	Internally Limited
Logic Input Voltage (EN, POR, DLY)	–0.3V to V_{IN}
Control Voltage (RC, COMP, FB)	–0.3V to V_{IN}
Storage Temperature (T_s)	–65°C to +150°C
ESD Rating ⁽³⁾	2kV
Lead Temperature (Soldering 10sec)	260°C

Operating Ratings⁽²⁾

Supply Voltage (V_{IN})	2.6V to 5.5V
Junction Temperature (T_J)	–40°C $\leq T_J \leq$ +125°C
Thermal Resistance	
4x4 MLF-24 (θ_{JC})	14°C/W
4x4 MLF-24 (θ_{JA})	40°C/W

Electrical Characteristics⁽⁴⁾


$T_A = 25^\circ\text{C}$ with $V_{IN} = V_{EN} = 3.3\text{V}$; $V_{OUT} = 1.8\text{V}$, unless otherwise specified. **Bold** values indicate $-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$.

Parameter	Condition	Min	Typ	Max	Units
Supply Voltage Range		2.6		5.5	V
V_{IN} Turn-ON Voltage Threshold	V_{IN} Rising	2.4	2.5	2.6	V
UVLO Hysteresis			280		mV
Quiescent Current, PWM Mode	$V_{EN} \geq 1.34\text{V}$; $V_{FB} = 0.9\text{V}$ (not switching)		850	1300	μA
Shutdown Current	$V_{EN} = 0\text{V}$		5	10	μA
Feedback Voltage	$\pm 2\%$ (over temperature)	0.686	0.7	0.714	V
FB Pin Input Current			1		nA
Current Limit	$V_{FB} = 0.5$	6	10	14	A
Output Voltage Line Regulation	$V_{OUT} = 1.8\text{V}$, $V_{IN} = 2.6$ to 5.5V , $I_{LOAD} = 100\text{mA}$		0.2		%
Output Voltage Load Regulation	$100\text{mA} < I_{LOAD} < 6\text{A}$, $V_{IN} = 3.3\text{V}$		0.2		%
Maximum Duty Cycle	$V_{FB} \leq 0.5\text{V}$	100			%
Switch ON-Resistance PFET	$I_{SW} = 1000\text{mA}$; $V_{FB} = 0.5\text{V}$		0.03		Ω
Switch ON-Resistance NFET	$I_{SW} = 1000\text{mA}$; $V_{FB} = 0.9\text{V}$		0.025		Ω
Oscillator Frequency		0.8	1	1.2	MHz
EN Threshold Voltage		1.14	1.24	1.34	V
EN Source Current	$V_{IN} = 2.6$ to $V_{IN} = 5.5\text{V}$	0.7	1	1.3	μA
RC Pin I_{RAMP}	Ramp Control Current	0.7	1	1.3	μA
Power On Reset $I_{PG(LEAK)}$	$V_{PORH} = 5.5\text{V}$; POR = High			1 2	μA μA
Power On Reset $V_{PG(LO)}$	Output Logic-Low Voltage (undervoltage condition), $I_{POR} = 5\text{mA}$		130		mV
Power On Reset V_{PG}	Threshold, % of V_{OUT} below nominal	7.5	10	12.5	%
	Hysteresis		2		%
Over-Temperature Shutdown			160		$^\circ\text{C}$
Over-Temperature Shutdown Hysteresis			20		$^\circ\text{C}$

Notes:


1. Exceeding the absolute maximum rating may damage the device.
2. The device is not guaranteed to function outside its operating rating.
3. Devices are ESD sensitive. Handling precautions recommended.
4. Specification for packaged product only.

Typical Characteristics




Typical Characteristics (continued)


Efficiency @ 1.2V_{OUT}




Efficiency @ 1.8V_{OUT}




Efficiency @ 3.3V_{OUT}




Bode Plot
($V_{IN} = 3.6V$, $V_O = 1.8V$)



Bode Plot
($V_{IN} = 5.5V$, $V_O = 1.8V$)




Bode Plot
($V_{IN} = 5.0V$, $V_O = 3.3V$)




Functional Characteristics


Start-Up/Shutdown ($C_{RC} = 10\text{nF}$)




Start-Up/ ($C_{RC} = 0\text{nF}$)




High DC Operation




Switching Waveforms



Transient Response




Transient Response




Functional Characteristics (continued)

Hic-cup Current Limit Behavior





Start-Up Into Short





Typical Circuits and Waveforms

Sequencing Circuit and Waveform



Tracking Circuit and Waveform



Functional Diagram




Figure 1. MIC22602 Block Diagram

Functional Description

PVIN, SVIN

PVIN is the input supply to the internal 30mΩ P-Channel Power MOSFET. This should be connected externally to the SVIN pin. The supply voltage range is from 2.6V to 5.5V. A 22μF ceramic is recommended for bypassing each PVIN supply.

EN/DLY

This pin is internally fed with a 1μA current source from VIN. A delayed turn on is implemented by adding a capacitor to this pin. The delay is proportional to the capacitor value. The internal circuits are held off until EN/DLY reaches the enable threshold of 1.24V.

RC

RC allows the slew rate of the output voltage to be programmed by the addition of a capacitor from RC to ground. RC is internally fed with a 1μA current source and VOUT slew rate is proportional to the capacitor and the 1μA source. The RC pin cannot be left floating. Use a minimum capacitor value of 470pF or larger.

DELAY

Adding a capacitor to this pin allows the delay of the POR signal.

When VOUT reaches 90% of its nominal voltage, the DELAY pin current source (1μA) starts to charge the external capacitor. At 1.24V, POR is asserted high.

COMP

The MIC22602 uses an internal compensation network containing a fixed frequency zero (phase lead response) and pole (phase lag response) which allows the external compensation network to be much simplified for stability. The addition of a single capacitor and resistor will add the necessary pole and zero for voltage mode loop stability using low value, low ESR ceramic capacitors.

FB

The feedback pin provides the control path to control the output. A resistor divider connecting the feedback to the output is used to adjust the desired output voltage. Refer to the feedback section in the “Applications Information” for more detail.

POR

This is an open drain output. A 47.5k resistor can be used for a pull up to this pin. POR is asserted high when output voltage reaches 90% of nominal set voltage and after the delay set by C_{DELAY}. POR is asserted low without delay when enable is set low or when the output goes below the -10% threshold. For a Power Good (PG) function, the delay can be set to a minimum. This can be done by removing the DELAY capacitor.

SW

This is the connection to the drain of the internal P-Channel MOSFET and drain of the N-Channel MOSFET. This is a high frequency high power connection; therefore traces should be kept as short and as wide as practical.

SGND

Internal signal ground for all low power sections.

PGND

Internal ground connection to the source of the internal N-Channel MOSFETs.

Application Information

The MIC22602 is a 6A Synchronous step down regulator IC with a fixed 1 MHz, voltage mode PWM control scheme. The other features include tracking and sequencing control for controlling multiple output power systems, power on reset.

Component Selection

Input Capacitor

A minimum 22μF ceramic is recommended on each of the PVIN pins for bypassing. X5R or X7R dielectrics are recommended for the input capacitor. Y5V dielectric is not recommended.

Output Capacitor

The MIC22602 was designed specifically for the use of ceramic output capacitors. Additional 100μF can improve transient performance. Since the MIC22602 is in voltage mode, the control loop relies on the inductor and output capacitor for compensation. For this reason, do not use excessively large output capacitors. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from the undesirable effect of their wide variation in capacitance over temperature, become resistive at high frequencies. Using Y5V or Z5U capacitors can cause instability in the MIC22602.

Inductor Selection

Inductor selection is determined by the following (not necessarily in the order of importance):

- Inductance
- Rated current value
- Size requirements
- DC resistance (DCR)

The MIC22602 is designed to use a 0.47μH to 4.7μH inductor.

Maximum current ratings of the inductor are generally given in two methods: permissible DC current and saturation current. Permissible DC current can be rated either for a 40°C temperature rise or a 10% loss in inductance. Ensure the inductor selected can handle the maximum operating current. When saturation current is specified, make sure that there is enough margin that the peak current will not saturate the inductor. The ripple can add as much as 1.2A to the output current level. The RMS rating should be chosen to be equal or greater than the current limit of the MIC22602 to prevent overheating in a fault condition. For best electrical performance, the inductor should be placed very close to the SW nodes of the IC. It is important to test all operating limits before settling on the final inductor choice.

The size requirements refer to the area and height requirements that are necessary to fit a particular design. Please refer to the inductor dimensions on their datasheet.

DCR is inversely proportional to size and represents efficiency loss. Refer to the "Efficiency Considerations" below for a more detailed description.

EN/DLY Capacitor

EN/DLY sources 1μA out of the IC to allow a startup delay to be implemented. The delay time is simply the time it takes 1μA to charge C_{DLY} to 1.25V. Therefore:

$$T_{DLY} = \frac{1.24 \cdot C_{DLY}}{1 \times 10^{-6}}$$

Efficiency Considerations

Efficiency is defined as the amount of useful output power, divided by the amount of power consumed.

$$\text{Efficiency \%} = \left(\frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I_{IN}} \right) \times 100$$

Maintaining high efficiency serves two purposes. It decreases power dissipation in the power supply, reducing the need for heat sinks and thermal design considerations and it decreases consumption of current for battery powered applications. Reduced current drawn from a battery increases the devices operating time, particularly critical in hand held devices.

There are mainly two loss terms in switching converters: conduction losses and switching losses. Conduction loss is simply the power losses due to V_I or I^2R . For example, power is dissipated in the high side switch during the on cycle. The power loss is equal to the high side MOSFET $R_{DS(on)}$ multiplied by the RMS Switch Current squared (I_{SW}^2). During the off cycle, the low side N-Channel MOSFET conducts, also dissipating power. Similarly, the inductor's DCR and capacitor's ESR also contribute to the I^2R losses. Device operating current also reduces efficiency by the product of the quiescent (operating) current and the supply voltage. The power consumed for switching at 1MHz frequency and power loss due to switching transitions add up to switching losses.

Figure 2 shows an efficiency curve. The portion, from 0A to 1A, efficiency losses are dominated by quiescent current losses, gate drive and transition losses. In this case, lower supply voltages yield greater efficiency in that they require less current to drive the MOSFETs and have reduced input power consumption.




Figure 2. Efficiency Curve

The region, 1A to 6A, efficiency loss is dominated by MOSFET $R_{DS(ON)}$ and inductor DC losses. Higher input supply voltages will increase the Gate-to-Source voltage on the internal MOSFETs, reducing the internal $R_{DS(ON)}$. This improves efficiency by decreasing conduction loss in the device but the inductor loss is inherent to the converter. In which case, inductor selection becomes increasingly critical in efficiency calculations. As the inductors are reduced in size, the DC resistance (DCR) can become quite significant. The DCR losses can be calculated as follows;

$$L_{PD} = I_{OUT}^2 \times DCR$$

From that, the loss in efficiency due to inductor resistance can be calculated as follows:

$$\text{Efficiency Loss} = \left[1 - \left(\frac{V_{OUT} \cdot I_{OUT}}{(V_{OUT} \cdot I_{OUT}) + L_{PD}} \right) \right] \times 100$$

Efficiency loss due to DCR is minimal at light loads and gains significance as the load is increased. Inductor selection becomes a trade-off between efficiency and size in this case.

Alternatively, under lighter loads, the ripple current becomes a significant factor. When light load efficiencies become more critical, a larger inductor value maybe desired. Larger inductance reduces the peak-to-peak inductor ripple current, which minimize losses. The following graph in Figure 3 illustrates the effects of inductance value at light load.




Figure 3. Efficiency vs. Inductance

Compensation

The MIC22602 has a combination of internal and external stability compensation to simplify the circuit for small size, high efficiency designs. In such designs, voltage mode conversion is often the optimum solution. Voltage mode is achieved by creating an internal 1MHz ramp signal and using the output of the error amplifier to modulate the pulse width of the switch node, thereby maintaining output voltage regulation. With a typical gain bandwidth of 100-200kHz, the MIC22602 is capable of extremely fast transient responses.

The MIC22602 is designed to be stable with a typical application using a 1μH inductor and a 100μF ceramic (X5R) output capacitor. These values can be varied dependant upon the tradeoff between size, cost and efficiency, keeping the LC natural frequency

$\left(\frac{1}{2 \times \pi \times \sqrt{L \cdot C}} \right)$ ideally less than 26kHz to ensure

stability can be achieved. The minimum recommended inductor value is 0.47μH and minimum recommended output capacitor value is 22μF. With a larger inductor, there is a reduced peak-to-peak current which yields a greater efficiency at lighter loads. A larger output capacitor will improve transient response by providing a larger hold up reservoir of energy to the output.

The integration of one pole-zero pair within the control loop greatly simplifies compensation. The optimum values for C_{COMP} (in series with a 20k resistor) are shown below.

L ↓ \ C →	22-47μF	47μF-100μF	100μF-470μF
	0*-10pF	22pF	33pF
0.47μH	0*-15pF	15-22pF	33pF
1μH	15-33pF	33-47pF	100-220pF
2.2μH			

* $V_{OUT} > 1.2V$, † $V_{OUT} > 1V$

Feedback

The MIC22602 provides a feedback pin to adjust the output voltage to the desired level. This pin connects internally to an error amplifier. The error amplifier then compares the voltage at the feedback to the internal 0.7V reference voltage and adjusts the output voltage to maintain regulation. The resistor divider network for a desired V_{OUT} is given by:

$$R2 = \frac{R1}{\left(\frac{V_{OUT}}{V_{REF}} - 1\right)}$$

where V_{REF} is 0.7V and V_{OUT} is the desired output voltage. A 10kΩ or lower resistor value from the output to the feedback is recommended since large feedback resistor values increase the impedance at the feedback pin, making the feedback node more susceptible to noise pick-up. A small capacitor (50pF – 100pF) across the lower resistor can reduce noise pick-up by providing a low impedance path to ground.

PWM Operation

The MIC22602 is a voltage mode, pulse width modulation (PWM) controller. By controlling the duty cycle, a regulated DC output voltage is achieved. As load or supply voltage changes, so does the duty cycle to maintain a constant output voltage. In cases where the input supply runs into a dropout condition, the MIC22602 will run at 100% duty cycle.

The MIC22602 provides constant switching at 1MHz with synchronous internal MOSFETs. The internal MOSFETs include a high-side P-Channel MOSFET from the input supply to the switch pin and an N-Channel MOSFET from the switch pin-to-ground. Since the low-side N-Channel MOSFET provides the current during the off cycle, very low power is dissipated during the off period.

PWM control provides fixed frequency operation. By maintaining a constant switching frequency, predictable fundamental and harmonic frequencies are achieved.

Sequencing and tracking

The MIC22602 provides additional pins to provide up/down sequencing and tracking capability for connecting multiple voltage regulators together.

EN/DLY pin

The EN pin contains a trimmed, 1μA current source which can be used with a capacitor to implement a fixed desired delay in some sequenced power systems. The threshold level for power on is 1.24V with a hysteresis of 20mV.

DELAY Pin

The DELAY pin also has a 1μA trimmed current source and a 1μA current sink which acts with an external capacitor to delay the operation of the Power On Reset (POR) output. This can be used also in sequencing outputs in a sequenced system, but with the addition of a conditional delay between supplies; allowing a first up, last down power sequence.

After EN is driven high, V_{OUT} will start to rise (rate determined by RC capacitor). As the FB voltage goes above 90% of its nominal set voltage, DELAY begins to rise as the 1μA source charges the external capacitor. When the threshold of 1.24V is crossed, POR is asserted high and DELAY continues to charge to a voltage $SVIN$. When FB falls below 90% of nominal, POR is asserted low immediately. However, if EN is driven low, POR will fall immediately to the low state and DELAY will begin to fall as the external capacitor is discharged by the 1μA current sink. When the threshold of $(V_{TP}+1.24V)-1.24V$ is crossed (V_{TP} is the internal voltage clamp $V_{TP} \approx 0.9V$), V_{OUT} will begin to fall at a rate determined by the RC capacitor. As the voltage change in both cases is 1.24V, both rising and falling

delays are matched at $T_{POR} = \frac{1.24 \cdot C_{DLY}}{1 \times 10^{-6}}$

RC pin

The RC pin provides a trimmed 1μA current source/sink similar to the DELAY Pin for accurate ramp up (soft start) and ramp down control. This allows the MIC22602 to be used in systems requiring voltage tracking or ratio-metric voltage tracking at startup.

There are two ways of using the RC pin:

1. Externally driven from a voltage source
2. Externally attached capacitor sets output ramp up/down rate

In the first case, driving RC with a voltage from 0V to V_{REF} programs the output voltage between 0 and 100% of the nominal set voltage.

In the second case, the external capacitor sets the ramp up and ramp down time of the output voltage. The time

is given by $T_{RAMP} = \frac{0.7 \cdot C_{RC}}{1 \times 10^{-6}}$ where T_{RAMP} is the time




from 0 to 100% nominal output voltage.

The RC pin cannot be left floating. Use a minimum capacitor value of 470pF or larger.



Sequencing & Tracking examples

There are four distinct variations which are easily implemented using the MIC22602. The two sequencing variations are Delayed and Windowed. The two tracking variants are Normal and Ratio Metric. The following diagrams illustrate methods for connecting two MIC22602's to achieve these requirements.


Sequencing:




Normal Tracking:





Ratio Metric Tracking:





An alternative method here shows an example of a V_{DDQ} & V_{TT} solution for a DDR memory power supply. Note that POR is taken from Vo1 as POR₂ will not go high. This is because POR is set high when $FB > 0.9 \cdot V_{REF}$. In this example, FB₂ is regulated to $\frac{1}{2} \cdot V_{REF}$.



Current Limit

The MIC22602 is protected against overload in two stages. The first is to limit the current in the P-channel switch; the second is over temperature shutdown.

Current is limited by measuring the current through the high side MOSFET during its power stroke and immediately switching off the driver when the preset limit is exceeded.

The circuit in Figure 4 describes the operation of the current limit circuit. Since the actual $R_{DS(on)}$ of the P-Channel MOSFET varies part-to-part, over temperature and with input voltage, simple IR voltage detection is not employed. Instead, a smaller copy of the Power MOSFET (Reference FET) is fed with a constant current which is a directly proportional to the factory set current limit. This sets the current limit as a current ratio and thus, is not dependant upon the $R_{DS(on)}$ value. Current limit is set to nominal value. Variations in the scale factor K between the Power PFET and the reference PFET used to generate the limit threshold account for a relatively small inaccuracy.




Figure 4. Current Limit Detail

Thermal Considerations

The MIC22602 is packaged in the MLF[®] 4mm x 4mm, a package that has excellent thermal performance equaling that of the larger TSSOP packages. This maximizes heat transfer from the junction to the exposed pad (ePAD) which connects to the ground plane. The size of the ground plane attached to the exposed pad determines the overall thermal resistance from the junction to the ambient air surrounding the printed circuit board. The junction temperature for a given ambient temperature can be calculated using:

$$T_J = T_{AMB} + P_{DISS} \cdot R\theta_{JA}$$

Where

- P_{DISS} is the power dissipated within the MLF[®] package and is typically 1.5W at 6A load. This has been calculated for a 1μH inductor and details can be found in table 1 below for reference.

- $R\theta_{JA}$ is a combination of junction to case thermal resistance ($R\theta_{JC}$) and Case-to-Ambient thermal resistance ($R\theta_{CA}$), since thermal resistance of the solder connection from the ePAD to the PCB is negligible; $R\theta_{CA}$ is the thermal resistance of the ground plane to ambient, so $R\theta_{JA} = R\theta_{JC} + R\theta_{CA}$.

VIN→ VOUT @6A↓	2.6V	3.3V	3.6V	4.5V	5.5V	5.5V
0.7V	1.41	1.269	1.209	1.192	1.198	1.202
1.2V	1.43	1.276	1.220	1.206	1.207	1.214
1.8V	1.48	1.292	1.230	1.221	1.218	1.231
2.5V	-----	1.295	1.228	1.215	1.224	1.230
3.3V	-----	-----	1.216	1.208	1.201	1.224

Table 1. Power Dissipation (W) for 6A output

- T_{AMB} is the Operating Ambient temperature.

Example:

The Evaluation board has two copper planes contributing to an $R\theta_{JA}$ of approximately 25°C/W. The worst case $R\theta_{JC}$ of the MLF 4x4 is 14°C/W.

$$R\theta_{JA} = R\theta_{JC} + R\theta_{CA}$$

$$R\theta_{JA} = 14 + 25 = 39^{\circ}\text{C/W}$$

To calculate the junction temperature for a 50°C ambient:

$$T_J = T_{AMB} + P_{DISS} \cdot R\theta_{JA}$$

$$T_J = 50 + (1.5 \times 39)$$


$$T_J = 109^{\circ}\text{C}$$

This is below the maximum of 125°C.

Ripple Measurements

To properly measure ripple on either input or output of a switching regulator, a proper ring in tip measurement is required. Standard oscilloscope probes come with a grounding clip, or a long wire with an alligator clip. Unfortunately, for high frequency measurements, this ground clip can pick-up high frequency noise and erroneously inject it into the measured output ripple.

The standard evaluation board accommodates a home made version by providing probe points for both the input and output supplies and their respective grounds. This requires the removing of the oscilloscope probe sheath and ground clip from a standard oscilloscope probe and wrapping a non-shielded bus wire around the oscilloscope probe. If there does not happen to be any non-shielded bus wire immediately available, the leads from axial resistors will work. By maintaining the shortest possible ground lengths on the oscilloscope probe, true ripple measurements can be obtained.



PCB Layout Guideline

Warning!!! To minimize EMI and output noise, follow these layout recommendations.

PCB Layout is critical to achieve reliable, stable and efficient performance. A ground plane is required to control EMI and minimize the inductance in power, signal and return paths.

The following guidelines should be followed to insure proper operation of the MIC22602 converter.

IC

- Place the IC close to the point of load (POL).
- Use fat traces to route the input and output power lines.
- The exposed pad (EP) on the bottom of the IC must be connected to the ground.
- Use several vias to connect the EP to the ground plane, layer 2.
- Signal and power grounds should be kept separate and connected at only one location.

Input Capacitor

- Place the input capacitor next.
- Place the input capacitors on the same side of the board and as close to the IC as possible.
- Place a 22 μ F/6.3V ceramic bypass capacitor next to each of the 4 PVIN pins.
- Keep both the VIN and PGND connections short.
- Place several vias to the ground plane close to the input capacitor ground terminal, but not between the input capacitors and IC pins.
- Use either X7R or X5R dielectric input capacitors. Do not use Y5V or Z5U type capacitors.
- Do not replace the ceramic input capacitor with any other type of capacitor. Any type of capacitor can be placed in parallel with the input capacitor.
- If a Tantalum input capacitor is placed in parallel with the input capacitor, it must be recommended for switching regulator applications and the operating voltage must be derated by 50%.
- In "Hot-Plug" applications, a Tantalum or Electrolytic bypass capacitor must be used to limit the over-voltage spike seen on the input supply with power is suddenly applied.

Inductor

- Keep the inductor connection to the switch node (SW) short.
- Do not route any digital lines underneath or close to the inductor.
- Keep the switch node (SW) away from the feedback (FB) pin.
- To minimize noise, place a ground plane underneath the inductor.


Output Capacitor

- Use a wide trace to connect the output capacitor ground terminal to the input capacitor ground terminal.
- Phase margin will change as the output capacitor value and ESR changes. Contact the factory if the output capacitor is different from what is shown in the BOM.
- The feedback trace should be separate from the power trace and connected as close as possible to the output capacitor. Sensing a long high current load trace can degrade the DC load regulation.

Diode

- Place the Schottky diode on the same side of the board as the IC and input capacitor.
- The connection from the Schottky diode's Anode to the input capacitors ground terminal must be as short as possible.
- The diode's Cathode connection to the switch node (SW) must be kept as short as possible.

Evaluation Board Schematic



Notes:

1. If buck capacitor on input rail is away (4 inches or more) from the MIC22602, install the 470µF buck capacitor near VIN.
2. Source impedance should be as low as 10mΩ.



Bill of Materials



Item	Part Number	Manufacturer	Description	Qty
C1, C2, C3, C4, C5	C2012X5R0J226M	TDK ⁽¹⁾	22μF/6.3V, 0805, Ceramic Capacitor	5
	08056D226MAT	AVX ⁽²⁾		
	GRM21BR60J226ME39L	Murata ⁽³⁾		
C6	Open(VJ0603Y102KXQCW1BC)	Vishay ⁽⁴⁾	1nF, 0603, Ceramic Capacitor	1
	Open(GRM188R71H102KA01D)	Murata	1000pF/50V, X7R, 0603, Ceramic Capacitor	
	Open(C1608C0G1H102J)	TDK	1000pF/50V, COG, 0603, Ceramic Capacitor	
C7	VJ0603Y471KXACW1BC	Vishay	470pF, 0603, Ceramic Capacitor	1
	C1608X7R1H471M	TDK		
C8	Open(VJ0603Y102KXQCW1BC)	Vishay	1nF, 0603, Ceramic Capacitor,	1
	Open(GRM188R71H102KA01D)	Murata	1000pF/50V, X7R, 0603, Ceramic Capacitor	
	Open(C1608C0G1H102J)	TDK	1000pF/50V, COG, 0603, Ceramic Capacitor	
C9	GRM1555C1H390JZ01D	Murata	39pF/50V, COG, 0402, Ceramic Capacitor	1
	VJ0402A390KXQCW1BC	BC components ⁽⁵⁾	39pF/10V, 0402, Ceramic Capacitor	
C10, C11	C3216X5R0J476M	TDK	47μF/6.3V, X5R, 1206, Ceramic Capacitor	2
	GRM31CR60J476ME19	Murata	47μF/6.3V, X5R, 1206, Ceramic Capacitor	
	GRM31CC80G476ME19L	Murata	47μF/4V, X6S, 1206, Ceramic Capacitor	
C12	VJ0402A101KXQCW1BC	Vishay	100pF, 0603, Ceramic Capacitor	1
	GRM1555C1H101JZ01D	Murata	100pF/50V, COG, 0402, Ceramic Capacitor	
C13	GRM188R71H103KA01D	Murata	10nF, 0603, Ceramic Capacitor	1
D1	SS2P2L	Vishay	Schottky Diode, 2A, 20V	1
	DFLS220	Diodes, Inc. ⁽⁶⁾		
L1	SPM6530T-1R0M120	TDK	1μH, 12A, size 7x6.5x3mm	1
	HCP0704-1R0-R	Coiltronics ⁽⁷⁾	1μH, 12A, size 6.8x6.8x4.2mm	
R1	CRCW06031101FKEYE3	Vishay	Resistor, 1.1k, 0603, 1%	1
R2	CRCW04026980FKEYE3	Vishay	Resistor, 698Ω, 0603, 1%	1
R3	CRCW06034752FKEYE3	Vishay	Resistor, 47.5k, 0603, 1%	1
R4	CRCW04022002FKEYE3	Vishay	Resistor, 20k, 0402, 1%	1
R5	Open(CRCW06031003FRT1)	Vishay	Resistor, 100k, 0603, 1%	1
Q1	Open(2N7002E)	Vishay	Signal MOSFET – SOT-23-6	1
	Open(CMDPM7002A)	Central Semiconductor ⁽⁸⁾		
U1	MIC22602YML	Micrel ⁽⁹⁾	Integrated 6A Synchronous Buck Regulator	1



Notes:

1. TDK: www.tdk.com
2. AVX: www.avx.com
3. Murata: www.murata.com
4. Vishay: www.vishay.com
5. BC Components: www.bccomponents.com
6. Diodes, Inc.: www.diodes.com
7. Coiltronics: coiltronics.com
8. Central Semiconductor: www.centralsemi.com
9. Micrel, Inc.: www.micrel.com


PCB Layout Recommendations








Package Information



TOP VIEW



BOTTOM VIEW



SIDE VIEW

NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. MAX. PACKAGE WARPAGE IS 0.05 mm.
3. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.
4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.
5. DIMENSION APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25 mm FROM TERMINAL TIP.
6. APPLIED ONLY FOR TERMINALS.
7. APPLIED FOR EXPOSED PAD AND TERMINALS.

24-Pin 4mm x 4mm MLF[®] (ML)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
 TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2009 Micrel, Incorporated.