

Figure 1. i.MX1 Functional Block Diagram

1.1 Features

To support a wide variety of applications, the processor offers a robust array of features, including the following:

- ARM920TTM Microprocessor Core
- AHB to IP Bus Interfaces (AIPIs)
- External Interface Module (EIM)
- SDRAM Controller (SDRAMC)
- DPLL Clock and Power Control Module
- Three Universal Asynchronous Receiver/Transmitters (UART 1, UART 2, and UART3)
- Two Serial Peripheral Interfaces (SPI1 and SPI2)
- Two General-Purpose 32-bit Counters/Timers
- Watchdog Timer
- Real-Time Clock/Sampling Timer (RTC)
- LCD Controller (LCDC)
- Pulse-Width Modulation (PWM) Module
- Universal Serial Bus (USB) Device
- Multimedia Card and Secure Digital (MMC/SD) Host Controller Module
- Memory Stick® Host Controller (MSHC)
- Direct Memory Access Controller (DMAC)
- Two Synchronous Serial Interfaces and an Inter-IC Sound (SSI1 and SSI2/I²S) Module
- Inter-IC (I²C) Bus Module
- Video Port



- General-Purpose I/O (GPIO) Ports
- Bootstrap Mode
- Analog Signal Processing (ASP) Module
- BluetoothTM Accelerator (BTA)
- Multimedia Accelerator (MMA)
- Power Management Features
- Operating Voltage Range: 1.7 V to 1.9 V core, 1.7 V to 3.3 V I/O
- 256-pin MAPBGA Package

1.2 Target Applications

The i.MX1 processor is targeted for advanced information appliances, smart phones, Web browsers, based on the popular Palm OS platform, and messaging applications such as wireless cellular products, including the AccompliTM 008 GSM/GPRS interactive communicator.

1.3 Ordering Information

Table 1 provides ordering information.

Package Type Frequency **Temperature** Solderball Type **Order Number** 0°C to 70°C 256-lead MAPBGA 200 MHz Pb-free MC9328MX1VM20(R2) -30°C to 70°C Pb-free MC9328MX1DVM20(R2) 150 MHz 0°C to 70°C Pb-free MC9328MX1VM15(R2) -30°C to 70°C Pb-free MC9328MX1DVM15(R2) -40°C to 85°C Pb-free MC9328MX1CVM15(R2)

Table 1. Ordering Information

1.4 Conventions

This document uses the following conventions:

- $\overline{\text{OVERBAR}}$ is used to indicate a signal that is active when pulled low: for example, $\overline{\text{RESET}}$.
- Logic level one is a voltage that corresponds to Boolean true (1) state.
- Logic level zero is a voltage that corresponds to Boolean false (0) state.
- To *set* a bit or bits means to establish logic level one.
- To *clear* a bit or bits means to establish logic level zero.
- A *signal* is an electronic construct whose state conveys or changes in state convey information.
- A pin is an external physical connection. The same pin can be used to connect a number of signals.
- Asserted means that a discrete signal is in active logic state.
 - Active low signals change from logic level one to logic level zero.
 - Active high signals change from logic level zero to logic level one.

MC9328MX1 Technical Data, Rev. 7



Signals and Connections

- Negated means that an asserted discrete signal changes logic state.
 - Active low signals change from logic level zero to logic level one.
 - Active high signals change from logic level one to logic level zero.
- LSB means *least significant bit* or *bits*, and MSB means *most significant bit* or *bits*. References to low and high bytes or words are spelled out.
- Numbers preceded by a percent sign (%) are binary. Numbers preceded by a dollar sign (\$) or 0x are hexadecimal.

2 Signals and Connections

Table 2 identifies and describes the i.MX1 processor signals that are assigned to package pins. The signals are grouped by the internal module that they are connected to.

Table 2. i.MX1 Signal Descriptions

Signal Name	Function/Notes
	External Bus/Chip-Select (EIM)
A[24:0]	Address bus signals
D[31:0]	Data bus signals
EB0	MSB Byte Strobe—Active low external enable byte signal that controls D [31:24].
EB1	Byte Strobe—Active low external enable byte signal that controls D [23:16].
EB2	Byte Strobe—Active low external enable byte signal that controls D [15:8].
EB3	LSB Byte Strobe—Active low external enable byte signal that controls D [7:0].
ŌĒ	Memory Output Enable—Active low output enables external data bus.
<u>CS</u> [5:0]	Chip-Select—The chip-select signals $\overline{\text{CS}}$ [3:2] are multiplexed with $\overline{\text{CSD}}$ [1:0] and are selected by the Function Multiplexing Control Register (FMCR). By default $\overline{\text{CSD}}$ [1:0] is selected.
ECB	Active low input signal sent by a flash device to the EIM whenever the flash device must terminate an on-going burst sequence and initiate a new (long first access) burst sequence.
LBA	Active low signal sent by a flash device causing the external burst device to latch the starting burst address.
BCLK (burst clock)	Clock signal sent to external synchronous memories (such as burst flash) during burst mode.
RW	$\overline{\text{RW}}$ signal—Indicates whether external access is a read (high) or write (low) cycle. Used as a $\overline{\text{WE}}$ input signal by external DRAM.
DTACK	DTACK signal—The external input data acknowledge signal. When using the external DTACK signal as a data acknowledge signal, the bus time-out monitor generates a bus error when a bus cycle is not terminated by the external DTACK signal after 1022 clock counts have elapsed.
	Bootstrap
BOOT [3:0]	System Boot Mode Select—The operational system boot mode of the i.MX1 processor upon system reset is determined by the settings of these pins.
	SDRAM Controller
SDBA [4:0]	SDRAM non-interleave mode bank address multiplexed with address signals A [15:11]. These signals are logically equivalent to core address p_addr [25:21] in SDRAM cycles.

MC9328MX1 Technical Data, Rev. 7



Table 2. i.MX1 Signal Descriptions (Continued)

Signal Name	Function/Notes
SDIBA [3:0]	SDRAM interleave addressing mode bank address multiplexed with address signals A [19:16]. These signals are logically equivalent to core address p_addr [12:9] in SDRAM cycles.
MA [11:10]	SDRAM address signals
MA [9:0]	SDRAM address signals which are multiplexed with address signals A [10:1]. MA [9:0] are selected on SDRAM cycles.
DQM [3:0]	SDRAM data enable
CSD0	SDRAM Chip-select signal which is multiplexed with the $\overline{\text{CS2}}$ signal. These two signals are selectable by programming the system control register.
CSD1	SDRAM Chip-select signal which is multiplexed with $\overline{CS3}$ signal. These two signals are selectable by programming the system control register. By default, $\overline{CSD1}$ is selected, so it can be used as boot chip-select by properly configuring BOOT [3:0] input pins.
RAS	SDRAM Row Address Select signal
CAS	SDRAM Column Address Select signal
SDWE	SDRAM Write Enable signal
SDCKE0	SDRAM Clock Enable 0
SDCKE1	SDRAM Clock Enable 1
SDCLK	SDRAM Clock
RESET_SF	Not Used
	Clocks and Resets
EXTAL16M	Crystal input (4 MHz to 16 MHz), or a 16 MHz oscillator input when the internal oscillator circuit is shut down.
XTAL16M	Crystal output
EXTAL32K	32 kHz crystal input
XTAL32K	32 kHz crystal output
CLKO	Clock Out signal selected from internal clock signals.
RESET_IN	Master Reset—External active low Schmitt trigger input signal. When this signal goes active, all modules (except the reset module and the clock control module) are reset.
RESET_OUT	Reset Out—Internal active low output signal from the Watchdog Timer module and is asserted from the following sources: Power-on reset, External reset (RESET_IN), and Watchdog time-out.
POR	Power On Reset—Internal active high Schmitt trigger input signal. The POR signal is normally generated by an external RC circuit designed to detect a power-up event.
	JTAG
TRST	Test Reset Pin—External active low signal used to asynchronously initialize the JTAG controller.
TDO	Serial Output for test instructions and data. Changes on the falling edge of TCK.
TDI	Serial Input for test instructions and data. Sampled on the rising edge of TCK.
тск	Test Clock to synchronize test logic and control register access through the JTAG port.
TMS	Test Mode Select to sequence the JTAG test controller's state machine. Sampled on the rising edge of TCK.

MC9328MX1 Technical Data, Rev. 7



Signals and Connections

Table 2. i.MX1 Signal Descriptions (Continued)

Signal Name	Function/Notes
	DMA
DMA_REQ	DMA Request—external DMA request signal. Multiplexed with SPI1_SPI_RDY.
BIG_ENDIAN	Big Endian—Input signal that determines the configuration of the external chip-select space. If it is driven logic-high at reset, the external chip-select space will be configured to big endian. If it is driven logic-low at reset, the external chip-select space will be configured to little endian. This input must not change state after power-on reset negates or during chip operation.
	ETM
ETMTRACESYNC	ETM sync signal which is multiplexed with A24. ETMTRACESYNC is selected in ETM mode.
ETMTRACECLK	ETM clock signal which is multiplexed with A23. ETMTRACECLK is selected in ETM mode.
ETMPIPESTAT [2:0]	ETM status signals which are multiplexed with A [22:20]. ETMPIPESTAT [2:0] are selected in ETM mode.
ETMTRACEPKT [7:0]	ETM packet signals which are multiplexed with ECB, LBA, BCLK (burst clock), PA17, A [19:16]. ETMTRACEPKT [7:0] are selected in ETM mode.
	CMOS Sensor Interface
CSI_D [7:0]	Sensor port data
CSI_MCLK	Sensor port master clock
CSI_VSYNC	Sensor port vertical sync
CSI_HSYNC	Sensor port horizontal sync
CSI_PIXCLK	Sensor port data latch clock
	LCD Controller
LD [15:0]	LCD Data Bus—All LCD signals are driven low after reset and when LCD is off.
FLM/VSYNC	Frame Sync or Vsync—This signal also serves as the clock signal output for the gate driver (dedicated signal SPS for Sharp panel HR-TFT).
LP/HSYNC	Line pulse or H sync
LSCLK	Shift clock
ACD/OE	Alternate crystal direction/output enable.
CONTRAST	This signal is used to control the LCD bias voltage as contrast control.
SPL_SPR	Program horizontal scan direction (Sharp panel dedicated signal).
PS	Control signal output for source driver (Sharp panel dedicated signal).
CLS	Start signal output for gate driver. This signal is an inverted version of PS (Sharp panel dedicated signal).
REV	Signal for common electrode driving signal preparation (Sharp panel dedicated signal).
	SIM
SIM_CLK	SIM Clock
SIM_RST	SIM Reset
SIM_RX	Receive Data

MC9328MX1 Technical Data, Rev. 7



Table 2. i.MX1 Signal Descriptions (Continued)

Signal Name	Function/Notes
SIM_TX	Transmit Data
SIM_PD	Presence Detect Schmitt trigger input
SIM_SVEN	SIM Vdd Enable
	SPI 1 and SPI 2
SPI1_MOSI	Master Out/Slave In
SPI1_MISO	Slave In/Master Out
SPI1_SS	Slave Select (Selectable polarity)
SPI1_SCLK	Serial Clock
SPI1_SPI_RDY	Serial Data Ready
SPI2_TXD	SPI2 Master TxData Output—This signal is multiplexed with a GPI/O pin yet shows up as a primary or alternative signal in the signal multiplex scheme table. Please refer to the SPI and GPIO chapters in the MC9328MX1 Reference Manual for information about how to bring this signal to the assigned pin.
SPI2_RXD	SPI2 Master RxData Input—This signal is multiplexed with a GPI/O pin yet shows up as a primary or alternative signal in the signal multiplex scheme table. Please refer to the SPI and GPIO chapters in the MC9328MX1 Reference Manual for information about how to bring this signal to the assigned pin.
SPI2_ SS	SPI2 Slave Select—This signal is multiplexed with a GPI/O pin yet shows up as a primary or alternative signal in the signal multiplex scheme table. Please refer to the SPI and GPIO chapters in the MC9328MX1 Reference Manual for information about how to bring this signal to the assigned pin.
SPI2_SCLK	SPI2 Serial Clock—This signal is multiplexed with a GPI/O pin yet shows up as a primary or alternative signal in the signal multiplex scheme table. Please refer to the SPI and GPIO chapters in the MC9328MX1 Reference Manual for information about how to bring this signal to the assigned pin.
	General Purpose Timers
TIN	Timer Input Capture or Timer Input Clock—The signal on this input is applied to both timers simultaneously.
TMR2OUT	Timer 2 Output
	USB Device
USBD_VMO	USB Minus Output
USBD_VPO	USB Plus Output
USBD_VM	USB Minus Input
USBD_VP	USB Plus Input
USBD_SUSPND	USB Suspend Output
USBD_RCV	USB Receive Data
USBD_ROE	USB OE
USBD_AFE	USB Analog Front End Enable
	Secure Digital Interface
SD_CMD	SD Command—If the system designer does not wish to make use of the internal pull-up, via the Pull-up enable register, a 4.7K–69K external pull up resistor must be added.

MC9328MX1 Technical Data, Rev. 7



Signals and Connections

Table 2. i.MX1 Signal Descriptions (Continued)

Signal Name	Function/Notes
SD_CLK	MMC Output Clock
SD_DAT [3:0]	Data—If the system designer does not wish to make use of the internal pull-up, via the Pull-up enable register, a 50K–69K external pull up resistor must be added.
	Memory Stick Interface
MS_BS	Memory Stick Bus State (Output)—Serial bus control signal
MS_SDIO	Memory Stick Serial Data (Input/Output)
MS_SCLKO	Memory Stick Serial Clock (Input)—Serial protocol clock source for SCLK Divider
MS_SCLKI	Memory Stick External Clock (Output)—Test clock input pin for SCLK divider. This pin is only for test purposes, not for use in application mode.
MS_PI0	General purpose Input0—Can be used for Memory Stick Insertion/Extraction detect
MS_PI1	General purpose Input1—Can be used for Memory Stick Insertion/Extraction detect
	UARTs – IrDA/Auto-Bauding
UART1_RXD	Receive Data
UART1_TXD	Transmit Data
UART1_RTS	Request to Send
UART1_CTS	Clear to Send
UART2_RXD	Receive Data
UART2_TXD	Transmit Data
UART2_RTS	Request to Send
UART2_CTS	Clear to Send
UART2_DSR	Data Set Ready
UART2_RI	Ring Indicator
UART2_DCD	Data Carrier Detect
UART2_DTR	Data Terminal Ready
UART3_RXD	Receive Data
UART3_TXD	Transmit Data
UART3_RTS	Request to Send
UART3_CTS	Clear to Send
UART3_DSR	Data Set Ready
UART3_RI	Ring Indicator
UART3_DCD	Data Carrier Detect
UART3_DTR	Data Terminal Ready
	Serial Audio Port – SSI (configurable to I ² S protocol)
SSI_TXDAT	Transmit Data
SSI_RXDAT	Receive Data

MC9328MX1 Technical Data, Rev. 7



Table 2. i.MX1 Signal Descriptions (Continued)

Signal Name	Function/Notes
SSI_TXCLK	Transmit Serial Clock
SSI_RXCLK	Receive Serial Clock
SSI_TXFS	Transmit Frame Sync
SSI_RXFS	Receive Frame Sync
SSI2_TXDAT	TxD
SSI2_RXDAT	RxD
SSI2_TXCLK	Transmit Serial Clock
SSI2_RXCLK	Receive Serial Clock
SSI2_TXFS	Transmit Frame Sync
SSI2_RXFS	Receive Frame Sync
	I ² C
I2C_SCL	I ² C Clock
I2C_SDA	I ² C Data
	PWM
PWMO	PWM Output
	ASP
UIN	Positive U analog input (for low voltage, temperature measurement)
UIP	Negative U analog input (for low voltage, temperature measurement)
PX1	Positive pen-X analog input
PY1	Positive pen-Y analog input
PX2	Negative pen-X analog input
PY2	Negative pen-Y analog input
R1A	Positive resistance input (a)
R1B	Positive resistance input (b)
R2A	Negative resistance input (a)
R2B	Negative resistance input (b)
RVP	Positive reference for pen ADC
RVM	Negative reference for pen ADC
AVDD	Analog power supply
AGND	Analog ground
	BlueTooth
BT1	I/O clock signal
BT2	Output
ВТ3	Input

MC9328MX1 Technical Data, Rev. 7



Signals and Connections

Table 2. i.MX1 Signal Descriptions (Continued)

Signal Name	Function/Notes
BT4	Input
BT5	Output
BT6	Output
BT7	Output
BT8	Output
ВТ9	Output
BT10	Output
BT11	Output
BT12	Output
BT13	Output
BTRF VDD	Power supply from external BT RFIC
BTRF GND	Ground from external BT RFIC
	Test Function
TRISTATE	Forces all I/O signals to high impedance for test purposes. For normal operation, terminate this input with a 1 k ohm resistor to ground. (TRI-STATE® is a registered trademark of National Semiconductor.)
	Digital Supply Pins
NVDD	Digital Supply for the I/O pins
NVSS	Digital Ground for the I/O pins
	Supply Pins – Analog Modules
AVDD	Supply for analog blocks
	Internal Power Supply
QVDD	Power supply pins for silicon internal circuitry
QVSS	Ground pins for silicon internal circuitry

2.1 I/O Pads Power Supply and Signal Multiplexing Scheme

This section describes detailed information about both the power supply for each I/O pin and its function multiplexing scheme. The user can reference information provided in Table 6 on page 23 to configure the power supply scheme for each device in the system (memory and external peripherals). The function multiplexing information also shown in Table 6 allows the user to select the function of each pin by configuring the appropriate GPIO registers when those pins are multiplexed to provide different functions.

Table 3. MC9328MX1 Signal Multiplexing Scheme

\vdash												
	rin	Primary		Alternate				GPIO			RESE	Default
Signal		Dir	Pull-up	Signal	Dir	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	Dela di
NVDD1		Static										
A24		0		ETMTRACESYN C	0	PA0	X69	SPI2_CLK			7	A24
D31		<u>Q</u>	X69								H-III-H	
A23		0		ETMTRACECLK	0	PA31	X69					A23
D30		0	X69								H-IInd	
A22		0		ETMPIPESTAT2	0	PA30	X69					A22
D29		0/	X69								Pull-H	
A21		0		ETMPIPESTAT1	0	PA29	X69				٦	A21
D28		<u>Q</u>	X69								PnII-H	
A20		0		ETMPIPESTATO	0	PA28	X69				٦	A20
D27		O/I	X69								H-IInd	
A19		0		ETMTRACEPKT3	0	PA27	369				٦	A19
D26)	0/I	X69								H-IInd	
NSS		Static										
NVDD1	15	Static										
A18	3	0		ETMTRACEPKT2	0	PA26	96K				Γ	A18
D25		0/I	96K								Pull-H	
A17		0		ETMTRACEPKT1	0	PA25	369				٦	A17
D24		0/	X69								Pull-H	
A16		0		ETMTRACEPKTO	0	PA24	X69				٦	A16
D23		0/	X69								Pull-H	
A15		0									٦	
D22		O/I	X69								H-IInd	
A14	_	0									J	

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

Signal Dir Mux Pull-up	Dir Pull-up 1/O 69K 1/O 69K Static O O 69K O O 69K O O 0 69K O O 0 69K O O 0 69K O O 0 69K O 0 69K
	<u></u>
	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$
	% % % %
X X X X X X X	8 8 8 8
X X X X X X	% % %
Y Y Y Y	% %
Y Y Y Y	* *
X X X	폿
Y Y Y	폿
Y Y	
Y Y	
Δ	69K
Υ	
	98K
	69K
	98K

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

Pin Signat Dir Must Pull-up Ault-up Ault-up Ault-up Auth-up Auth-up </th <th>Vlagus O/I</th> <th>BGA</th> <th></th> <th>Primary</th> <th></th> <th>Alternate</th> <th></th> <th></th> <th></th> <th>GPIO</th> <th></th> <th></th> <th>RESE</th> <th></th>	Vlagus O/I	BGA		Primary		Alternate				GPIO			RESE	
M3 D11 A4 O 69K O O Pull-H P3 EBG O G8K O O Pull-H N3 D10 G9K O O Pull-H N4 D10 G9K O O Pull-H N2 EBT O C O Pull-H N2 EBT O C C Pull-H N4 VSS Static D C Pull-H N4 VSS Static D C D Pull-H N4 VSS Static D D D Pull-H N4 VSS Static D D Pull-H N4 DT M D D Pull-H N4 DT M D D Pull-H N4 DT M D D D D N4 DT M	Voltage			Öİ	Pull-up	Signal	ρį	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	Default
M3 D11 I/O 68K PM	NVDD1	Z	A4	0									_	
P3 EBG O G9K O PM PM N13 D10 1/0 69K PM PM PM N2 O C PM PM PM PM N2 D9 1/0 69K PM PM PM PM N4 EBZ O PM PM PM PM PM PM N6 VSS Static PM PM <td< td=""><td>NVDD1</td><td>M3</td><td>D11</td><td>9</td><td>У69</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>H-III-H</td><td></td></td<>	NVDD1	M3	D11	9	У69								H-III-H	
N3 D10 I/O 69K PM PM PM PMH PMH PMH PMH PMH PMH PMH PMM	NVDD1	РЗ	<u>EB0</u>	0									I	
N2 O M2 M2 </td <td>NVDD1</td> <td>N3</td> <td>D10</td> <td>0/1</td> <td>Ж69</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>H-IInA</td> <td></td>	NVDD1	N3	D10	0/1	Ж69								H-IInA	
N2 EBT O G9K O Pull-H R1 EBZ O A Pull-H Pull-H M6 VSS Statc P Pull-H Pull-H H6 NVDD1 Statc P P P P H7 A2 O P P P P P H8 NVDD1 Statc P P P P P P P H8 NVDD1 Statc P <	NVDD1	7	A3	0									7	
R1 EBZ I/O 69K III Pull-H M6 VSS Static II	NVDD1	N2	<u>EB1</u>	0									I	
M6 VSS Static	NVDD1	P2	6Q	<u>Q</u>	X69								Pull-H	
M6 VSS Static The The </td <td>NVDD1</td> <td>Æ</td> <td><u>EB2</u></td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>I</td> <td></td>	NVDD1	Æ	<u>EB2</u>	0									I	
HG NVDD1 Static AB		M6	NSS	Static										
R2 OA2 O SM OM OM<	NVDD1	9H	NVDD1	Static										
R5 EB3 O SM M <td>NVDD1</td> <td>T2</td> <td>A2</td> <td>0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>7</td> <td></td>	NVDD1	T2	A2	0									7	
R5 D8 I/O 69K PM P	NVDD1	R2	<u>EB3</u>	0									I	
T3 OE O M PA23 69K M H R3 A1 O M PA23 69K M L N4 D7 I/O 69K M M PA21 69K M Pull-H N5 A0 O M PA21 69K M Pull-H N4 CS34 O M PA21 69K M Pull-H P4 CS34 O M PA21 69K M Pull-H P5 D6 I/O 69K M PA21 69K M P P P6 I/O 69K M D M P <td< td=""><td>NVDD1</td><td>R5</td><td>D8</td><td><u>Q</u></td><td>X69</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Pull-H</td><td></td></td<>	NVDD1	R5	D8	<u>Q</u>	X69								Pull-H	
R3 A1 O PA23 69K PA21 C9K PUII-H N4 D7 I/O 69K PA22 69K PA21 PA21 PUII-H N5 A0 O A0 PA21 69K PA21 PA21 PUII-H N5 A0 O A0 PA21 69K PA21 PA21 PA21 PA21 PA22	NVDD1	T3	巡	0									I	
T4 CSS O PA2 69K PA2 69K Pull-H N4 D7 I/O 69K PA2 69K PA2 PA3 PULL-H N5 A0 O PA2 69K PA2 PA3 PULL-H P4 CS3 O PA2 PA2 PA3 PA3 PA3 PULL-H P5 A0 N CSDI PA3 <	NVDD1	R3	A1	0									٦	
N4 D7 I/O 69K PA22 69K POM PUII-H N5 A0 O A PA21 69K A PUII-H N4 A0 O A CSDI A A A A P4 CS3 O A CSDI A A A A P5 D6 I/O 69K A A A A A A A A H7 VSS Static A CSDI A	NVDD1	T4	<u>CS2</u>	0				PA23	H69				Pull-H	PA23
R4 CS4 O A PA22 69K B Pull-H N5 AO O AS CSD1 AS AS A A P4 CS3 O AS CSD1 A A A A A P5 D6 I/O 69K A A A A A A A A 175 CS2 O A	NVDD1	4N	2 0	0/1	Ж69								H-IInA	
N5 A0 O PA21 69K PA21 69K L L P4 CS3 O GSDT Y	NVDD1	R4	<u>CS4</u>	0				PA22	H69				Pull-H	PA22
P4 CS3 O CSD1 O H P5 D6 I/O 69K Pull-H T5 CS2 O CSD0 Pull-H H7 VSS Static Pull-H J6 NVDD1 Static Pull-H M5 SDCLK O Pull-H	NVDD1	N5	AO	0				PA21	X69				٦	A0
P5 D6 I/O 69K CSD0 Pull-H T5 CS2 O CSD0 N H H7 VSS Static N N N N N J6 NVDD1 Static N N N N N N N M5 SDCLK O N N N N N N N N	NVDD1	P4	<u>CS3</u>	0		CSD1							I	CSD1
T5 СSZ O СSD0 О Н H7 VSS Static NVDD1 Static NVDD1 NVD1	NVDD1	P5	9Q	0/1	Ж69								H-IInd	
H7 VSS Static Proposition Proposition <td>NVDD1</td> <td>T5</td> <td><u>CS5</u></td> <td>0</td> <td></td> <td><u>CSD0</u></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>I</td> <td>CSD0</td>	NVDD1	T5	<u>CS5</u>	0		<u>CSD0</u>							I	CSD0
J6 NVDD1 Static		H7	SSA	Static										
M5 SDCLK O	NVDD1	96	NVDD1	Static										
	NVDD1	M5	SDCLK	0									I	

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

	Default				ECB		<u>LBA</u>		BCLK				PA17													
DECE	State (At/After)	I	Ē	Pull-H	H-III-H	H-IIn4	н	H-IInd		Pull-H			PnII-H	Pull-H	I		٦	H-IInd		٦	٦		٦	I	н	
	Aout																									
	Bin												A25													
GPIO	Ain												SPI2_SS													
	Pull-up				У69		У69		У69				У69													
	Mux				PA20		PA19		PA18				PA17													
	Οij				_		9		10				1													
Alternate	Signal				ETMTRACEPKT7		ETMTRACEPKT6		ETMTRACEPKT5				ETMTRACEPKT4													
	Pull-up			969K		969K		969K		969K				69K				969K								
Primary	Dir	0	0	0/1	_	0/I	0	O/I		0/I	Static	Static	ı	0/I		0	0	0/I	Static	0	0	0	0	0	0	Static
Prin	Signal	CS1	<u>080</u>	DS	<u>ECB</u>	D4	<u>LBA</u>	D3	BCLK	D2	NSS	NVDD1	DTACK	D1	RW	MA11	MA10	D0	NSS	DQM3	DQM2	DQM1	DQM0	RAS	CAS	NVDD1
4	F iE	9L	17	R6	P6	9N	R7	P8	R8	P7	J7	97	N7	8N	7M	18 18	M8	R9	K7	P9	61	6N	R10	6W	F 1	96
Add and O	Voltage	NVDD1	NVDD1	NVDD1	NVDD1	NVDD1	NVDD1	NVDD1	NVDD1	NVDD1		NVDD1	NVDD1	NVDD1	NVDD1	NVDD1	NVDD1	NVDD1		NVDD1						

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

	Default																								
RESE	State (At/After)	I	I	I	H	7			√H²	H	H/L ²	Hiz ³	Hiz ⁴	н			Hiz		Hiz						
	Aout																								
	Bin																								
GPIO	Ain																								
	Pull-up																								
	Mux																								
	Dir																								
Alternate	Signal																								
	Pull-up								У69									Ж69							
Primary	ō	0	0	0	0	0	Static	Static	-	0	_	_	_	_	_	_	-	1	Static	Static	_	0	_	0	Static
Prin	Signal	SDWE	SDCKE0	SDCKE1	RESET_SF	CLKO	NSS	AVDD1	RESET_IN	RESET_OUT	POR	BIG_ENDIAN	BOOT3	B00T2	B00T1	B00T0	TRISTATE	TRST	QVDD2	NSS	EXTAL16M	XTAL16M	EXTAL32K	XTAL32K	NVDD2
BGA	Pin	T10	H11	P10	N10	T11	۲٦	T12	M10	11 11	R12	M11	P11	N12	R13	P12	T13	P13	R15	T16	T14	T15	R16	P16	K10
vlaans O/I	Voltage	NVDD1	NVDD1	NVDD1	NVDD1	NVDD1		AVDD1	AVDD1	AVDD1	AVDD1	AVDD1	AVDD1	AVDD1	AVDD1	AVDD1	AVDD1	AVDD1	QVDD2		AVDD1	AVDD1	AVDD1	AVDD1	NVDD2

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

I/O Supply	BGA	Primary	ary		Alternate				GPIO			RESE	414
Voltage		Signal	Dir	Pull-up	Signal	Dir	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	Deraun
NVDD2	R14	TDO	0									Hiz ⁵	
NVDD2	N15	TMS	_	X69								H-IInd	
NVDD2	67	TCK	_	X69								H-IInd	
NVDD2	N16	IQT	_	X69								Pull-H	
NVDD2	P14	I2C_SCL	0				PA16	968 8				Pull-H	PA16
NVDD2	P15	I2C_SDA	0				PA15	969 K				Pull-H	PA15
NVDD2	N13	CSI_PIXCLK	_				PA14	69K				Pnll-H	PA14
NVDD2	M13	CSI_HSYNC	_				PA13	89K				H-IInd	PA13
NVDD2	M14	CSI_VSYNC	_				PA12	98K				Pull-H	PA12
NVDD2	41N	CSI_D7	_				PA11	98K				P-III-H	PA11
NVDD2	M15	OSI_D6	_				PA10	969 K				Pull-H	PA10
NVDD2	M16	CSI_D5	_				PA9	969 X				PnII-H	PA9
NVDD2	J10	SSA	Static										
NVDD2	M12	CSI_D4	_				PA8	969 Yes				P-III-H	PA8
NVDD2	L16	CSI_D3	_				PA7	98K				P-III-H	PA7
NVDD2	L15	CSI_D2	_				PA6	969 Yes				Pull-H	PA6
NVDD2	L14	CSI_D1	_				PA5	969 Yes				Pull-H	PA5
NVDD2	L13	0G ⁻ ISO	_				PA4	968				H-IInd	PA4
NVDD2	L12	CSI_MCLK	0				PA3	969 X				H-IInd	PA3
NVDD2	L11	PWMO	0				PA2	969 Yes				P-III-H	PA2
NVDD2	L10	NIL	_				PA1	969 X			SPI2_RxD	PnII-H	PA1
NVDD2	K15	TMR2OUT	0				PD31	969 X	SPI2_TxD			H-IInd	PD31
NVDD2	K16	LD15	0				PD30	968				H-IInd	PD30
NVDD2	K14	LD14	0				PD29	69K				H-IIn-H	PD29
NVDD2	K13	LD13	0				PD28	89K				H-IInd	PD28

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

Downloaded from Arrow.com.

Number Signati Dir. Must. Delit-up Ault-up Ault-up Signati Dir. Must. Ault-up Ault-up Ault-up Autt. Autt.<	I/O Supply BC	BGA	Primary	ary		Alternate				GPIO			RESE	3
UD12 O PD27 69K PM Pull+H QVDD3 Statc PM PM PM PM VSS Statc PM PM PM PM NVDD2 Statc PM PM PM PM PM LD11 O PM PM PM PM PM PM PM LD10 O PM		i.	Signal		Pull-up	Signal	Dir	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	Derault
QVDD3 Static PM		12	LD12	0				PD27	9K				H-IIn-H	PD27
476 VASS Static Post Post <t< td=""><td></td><td>15</td><td>QVDD3</td><td>Static</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		15	QVDD3	Static										
K9 NVDDZ Static PDZ6 69K PDZ6 69K PDZ6 69K PDZ6 P	٦	16	VSS	Static										
414 LD11 0 PD26 69K 69K PD26 69K PD26 PD26 </td <td></td> <td>6></td> <td>NVDD2</td> <td>Static</td> <td></td>		6>	NVDD2	Static										
H15 LD10 O PD26 69K PM Pull-H Pull-H J13 LD9 O PD24 69K PM PM PUll-H J13 LD8 O PD28 69K PM PM PUll-H J11 LD8 O PD28 69K PM PUll-H PUll-H H14 LD6 O PD20 69K PM PUll-H PUll-H H15 LD7 O PD20 69K PM PUll-H PUll-H H16 LD3 O PD20 69K PM PUll-H PUll-H H17 LD4 O PD10 69K PM PUll-H PUll-H H16 LD3 O PD16 69K PM PUll-H PUll-H H17 LD2 O PD16 69K PM PUll-H PUll-H G16 LD1 PD16 69K PD17 PD17		41	LD11	0				PD26	968 8				H-IInd	PD26
H15 LD9 O PD24 69K PD2 PD4		31	LD10	0				PD25	9K				H-IInd	PD25
J13 LD8 O PD22 69K M PD24 69K PD24		115	6G7	0				PD24	9K				H-IIn-H	PD24
J12 LD7 O PD2 69K PD2 69K PD2 PD2 69K PD3 PD4		13	PD8	0				PD23	9K				H-IInd	PD23
111 LD6 0 PD20 69K PD20 69K PD20 69K PD20 PD20 69K PD20 PD20 <td></td> <td>12</td> <td>LD7</td> <td>0</td> <td></td> <td></td> <td></td> <td>PD22</td> <td>968 8</td> <td></td> <td></td> <td></td> <td>H-IIn-H</td> <td>PD22</td>		12	LD7	0				PD22	968 8				H-IIn-H	PD22
H14 LD5 O PD20 69K PM PM PUI-H PUI-H H15 LD4 O PM PD19 69K PM PM PUI-H H16 LD3 O PM PD18 69K PM PM PUI-H G16 LD1 O PM PD16 69K PM PM PUI-H G16 LD1 O PM PD16 69K PM PM PUI-H G16 LD1 O PM PD14 69K PM PM PUI-H G17 CMNTSANC O PM PD14 69K PM PM PUI-H G14 LPMSYNC O PM PM 69K PM		<u> </u>	PTP6	0				PD21	968 8				H-IInd	PD21
H13 LD4 O PD19 69K M PUI-H PUII-H H16 LD2 O PD18 69K M PD18 69K PUI-H PUII-H G16 LD1 O PD16 69K M PUII-H PUII-H H11 LD0 O PD16 69K M PUII-H PUII-H G15 FLM/VSYNC O PD15 69K M PUII-H PUII-H G14 LPM-SXNC O PD18 69K M PUII-H PUII-H G15 LPM-SXNC O UARTZ-DSR O PD19 69K SPI2_SS2 PUII-H G14 SPL_SPR D D10 69K SPI2_SS2 PUII-H H10 PS O UARTZ-DSR O PD19 69K SPI2_SS2 PUII-H G11 CLS O UARTZ-DSD O PD3 SPI2_SS2 PUII-H PUII-H		114	LD5	0				PD20	968 8				H-IInd	PD20
H16 LD3 O PD18 69K PM PUII-H PUII-H G16 LD2 O PD17 69K PM PM PUII-H G16 LD1 O PD16 69K PM PM PUII-H G16 LD1 O PD16 69K PM PM PUII-H G15 FLM/VSYNC O PD14 69K PM PM PUII-H G14 LP/HSYNC O PD14 69K PM PM PUII-H G13 ACD/OE O D PD16 69K PM PM PUII-H G14 LP/HSYNC O UARTZ_DSR O PD16 69K SPI2_SS2 PUII-H G15 O UARTZ_DSR O PD16 69K SPI2_SS2 PUII-H H10 PS O D PD16 69K SPI2_SS2 PUII-H G14 CLS O UAR		113	LD4	0				PD19	969 Yes				H-IInd	PD19
H12 LD2 O PD17 69K PM PM PMH		116	FD3	0				PD18	968 8				H-IIn-H	PD18
G16 LD1 O PD16 69K PD16 PD16 PD16 PD16 PD17 PD17<		112	LD2	0				PD17	969 Yes				H-IInd	PD17
H11 LD0 O PD14 69K PM PU1-H		116	LD1	0				PD16	969 Yes				H-IInd	PD16
G15 FLM/VSYNC O PD14 69K PD14 69K PD14 PUII-H G14 LP/HSYNC O PD15 69K PD15 PD16 PD17 PD17 PD17 PD17 PD17 PD11 PD17 PD18 PD		-	PD0	0				PD15	969 Yes				H-IInd	PD15
G14 LP/HSYNC O PD13 69K PD14 PD12 PD12 69K PD14 PUII-H PUII-H G12 CONTRAST O UART2_DSR O PD14 69K SPI2_SS2 PD14 PUII-H F16 SPL_SPR O UART2_DSR O PD16 69K SPI2_TXD PUII-H PUII-H H10 PS O UART2_DTB O PD8 69K SPI2_TXD PUII-H PUII-H F12 REV O UART2_DTB O PD8 69K SPI2_CLK PUII-H PUII-H F15 LSCLK O UART2_DTR I PD6 69K SPI2_CLK PUII-H PUII-H			:LM/VSYNC	0				PD14	968				H-II ⁿ d	PD14
G13 ACD/OE O PD12 69K PD14 PD14 PD11 69K SPI2_SS2 PUII-H F16 SPL_SPR O UART2_DSR O PD10 69K SPI2_TXD PUII-H H10 PS O UART2_DSR O PD9 69K SPI2_TXD SPI2_RXD PUII-H G11 CLS O UART2_DCD O PD8 69K SPI2_SS PD PUII-H F12 REV O UART2_DTR I PD8 69K SPI2_CLK PD PUII-H F15 LSCLK O UART2_DTR I PD6 69K SPI2_CLK PUII-H PUII-H			LP/HSYNC	0				PD13	69K				H-IInd	PD13
G12 CONTRAST O UART2_DSR O PD11 69K SPI2_TXD SPI2_SS2 Pull-H H10 SPL_SPR O UART2_DSR O PD10 69K SPI2_TXD PUll-H G11 PS O UART2_DCD O PD8 69K SPI2_SS PUll-H F12 REV O UART2_DTR I PD7 69K SPI2_CLK PUll-H F15 LSCLK O PD6 69K SPI2_CLK PUll-H		113	ACD/OE	0				PD12	96K				H-IInd	PD12
F16 SPL_SPR O UART2_DSR O PD10 69K SPI2_TXD Pull-H H10 PS O UART2_RI O PD9 69K SPI2_RXD Pull-H 611 CLS O UART2_DTR I PD7 69K SPI2_CLK Pull-H F15 LSCLK O PD6 69K SPI2_CLK Pull-H			CONTRAST	0				PD11	969 X		SPI2_SS2		H-IInd	PD11
H10 PS O TOARTZ_RI O PD9 69K SP12_RXD Pull-H G11 CLS O UARTZ_DCD O PD8 69K SP12_SS PUll-H F12 REV O UARTZ_DTR I PD7 69K SP12_CLK Pull-H F15 LSCLK O PD6 69K SP12_CLK Pull-H		16	SPL_SPR	0		UART2_DSR	0	PD10	968	SPI2_TxD			H-IInd	PD10
G11 CLS O UART2_DCD O PD8 69K SPI2_SS Pull-H F12 REV O UART2_DTR I PD7 69K SPI2_CLK Pull-H F15 LSCLK O PD6 69K PD6 PUll-H Pull-H		110	PS	0		UART2_RI	0	PD9	969 Yes			SPI2_RxD	H-IInd	PD9
F12 REV O UART2_DTR I PD7 69K SPI2_CLK Pull-H F15 LSCLK O PD6 69K PD6 PUll-H Pull-H		111	CLS	0		UART2_DCD	0	PD8	969 X	SPI2_SS			H-IIn-H	PD8
F15 LSCLK O PD6 69K Pull-H		12	REV	0		UART2_DTR	_	PD7	69K	SP12_CLK			Pull-H	PD7
		15	LSCLK	0				PD6	969 X				P-IIn-H	PD6

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

Downloaded from Arrow.com.

Primary			Alternate				GPIO			RESE	
Signal Dir Pull-up Signal		Signa		Dir	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	Default
VSS Static											
R2A I										ppvb	
R2B I											
PX1 I											
PY1 I											
PX2 I											
PY2 I											
R1A I											
R1B I											
VSS Static											
AVDD2 Static											
NC I											
NC I											
NIN I											
UIP I											
NC I											
NC I											
RVM I											
RVP I											
NC I											
NC I											
NC O	_										

18

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

Downloaded from Arrow.com.

Pin				Allemale				0 2 5	_		RESE	+11e4~C
	Signal	٦	Pull-up	Signal	Dir	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	Default
	NC	0										
	QVDD4	Static										
	NSS	Static										
	BTRFVDD	Static										
	BT1	_				PC31	X69			UART3_RX	H-IIn-H	PC31
	BT2	0				PC30	X69		UART3_TX		Hiz	PC30
	BT3	_				PC29	X69			UART3_RTS	H-IIInd	PC29
	BT4	_				PC28	X69		UART3_CTS		H-IInA	PC28
	BT5	0				PC27	X69		UART3_DCD		H-IIInd	PC27
	BT6	0				PC26	X69		SPI2_SS3	UART3_DTR		PC26
	BT7	0				PC25	X69		UART3_DSR		_	PC25
	BT8	0		SSI2_RXFS		PC24	X69		UART3_RI		Hiz	PC24
	ВТ9	0		SSI2_RX		PC23	X69				٦	PC23
F10	BT10	0		SSI2_TX		PC22	X69				I	PC22
B10	BT11	0		SSI2_TXCLK		PC21	X69				I	PC21
	BT12	0		SSI2_TXFS		PC20	X69				Hiz	PC20
D10	BT13	0		SSI2_RXCLK	_	PC19	X69				7	PC19
C10	BTRFGND	Static										
A10	NVDD3	Static										
•	SPI1_MOSI	0/1				PC17	X69				H-IInd	712A
•	SPI1_MISO	0				PC16	X69				Pull-H	PC16
	SPI1_SS	0/1				PC15	X69				H-IInd	PC15
•,	SPI1_SCLK	0/1				PC14	X69				H-IInd	PC14
SF	SPI1_SPI_RDY	-				PC13	96K			DMA_Red	H-IInA	PC13
	UART1_RXD	_			_	PC12	X69				Pull-H	PC12

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

Voltage Pin Signal NVDD3 C9 UART1_TXD NVDD3 G8 UART1_CTS NVDD3 G8 UART1_CTS NVDD3 E8 SSL_TXCLK NVDD3 E8 SSL_TXPAT NVDD3 E8 SSL_RXDAT NVDD3 E8 SSL_RXDAT NVDD3 B7 SSL_RXCLK NVDD4 C7 UART2_RXD NVDD4 F7 UART2_TXD NVDD4 F7 UART2_RTS NVDD4 E7 UART2_RTS	i 0 - 0 9 9 0 - 9 9	dn- _I n	Signal	Dir	Milx			ני.	Apriit	State (At/After)	Delaul
C9 UART1_TXD A8 UART1_RTS G8 UART1_CTS B8 SSI_TXCLK F8 SSI_TXPAT D8 SSI_RXDAT D8 SSI_RXDAT B7 SSI_RXCLK C8 SSI_RXCLK C7 UART2_RXD E7 UART2_RXD	0 - 0 9 9 0 - 9 9					Pull-up	Ain	ב	į		
A8 UART1_RTS G8 UART1_CTS B8 SSL_TXCLK F8 SSL_TXDAT B8 SSL_TXDAT B8 SSL_RXDAT B7 SSL_RXCLK C8 SSL_RXCLK C8 SSL_RXFS A7 VSS C7 UART2_RXD F7 UART2_TXD E7 UART2_RTS	- 0 9 9 0 - 9 9				PC11	X69				H-lln4	PC11
G8 UART1_CTS B8 SSI_TXCLK F8 SSI_TXFS E8 SSI_TXDAT D8 SSI_RXDAT D8 SSI_RXCLK C8 SSI_RXFS C7 VSS C7 UART2_RXD E7 UART2_RXD	0 9 9 0 - 9 9				PC10	M69				H-IInd	PC10
B8 SSI_TXCLK F8 SSI_TXFS E8 SSI_TXDAT D8 SSI_RXDAT B7 SSI_RXCLK C8 SSI_RXFS A7 VSS C7 UART2_RXD F7 UART2_TXD E7 UART2_RTS	990-99				PC9	X69				H-IInd	PC9
F8 SSI_TXFS E8 SSI_TXDAT D8 SSI_RXDAT B7 SSI_RXCLK C8 SSI_RXFS A7 VSS C7 UART2_RXD F7 UART2_TXD E7 UART2_RTS	9 0 - 9 9				PC8	M69				H-lln4	PC8
E8 SSI_TXDAT D8 SSI_RXDAT B7 SSI_RXCLK C8 SSI_RXFS A7 VSS C7 UART2_RXD F7 UART2_TXD E7 UART2_RTS	0 - 9 9				PC7	M69				H-IInd	PC7
D8 SSI_RXDAT B7 SSI_RXCLK C8 SSI_RXFS A7 VSS C7 UART2_RXD F7 UART2_TXD E7 UART2_RTS	- 9 9				PC6	X69				H-IInd	PC6
B7 SSI_RXCLK C8 SSI_RXFS A7 VSS C7 UART2_RXD F7 UART2_TXD E7 UART2_RTS	9 9				PC5	X69				H-IInd	PC5
C8 SSI_RXFS A7 VSS C7 UART2_RXD F7 UART2_TXD E7 UART2_RTS	<u>Q</u>				PC4	X69				H-IInd	PC4
A7 VSS C7 UART2_RXD F7 UART2_TXD E7 UART2_RTS					PC3	X69				H-IInd	PC3
C7 F7 E7 E7	Static										
F7 E7	_				PB31	96K				H-lln4	PB31
E7	0				PB30	X69				H-IInd	PB30
	_				PB29	96K				H-III-H	PB29
NVDD4 C6 <u>UART2_CTS</u>	0				PB28	96K				Pull-H	PB28
NVDD4 D7 USBD_VMO	0				PB27	96K				Pull-H	PB27
NVDD4 D6 USBD_VPO	0				PB26	96K				H-lln4	PB26
NVDD4 E6 USBD_VM	_				PB25	H69				P-III-H	PB25
NVDD4 B6 USBD_VP	_				PB24	96K				Pull-H	PB24
NVDD4 D5 USBD_SUSPND	0				PB23	96K				H-III-H	PB23
NVDD4 C5 USBD_RCV	<u>Q</u>				PB22	96K				H-lln4	PB22
NVDD4 B5 <u>USBD_ROE</u>	0				PB21	96K				Pull-H	PB21
NVDD4 A5 USBD_AFE	0				PB20	H69				Pull-H	PB20
A4 VSS 8	Static										
NVDD4 A6 NVDD4 (Static										
NVDD4 G7 SIM_CLK	0		SSI_TXCLK	0	PB19	969K				H-IInd	PB19

Table 3. MC9328MX1 Signal Multiplexing Scheme (Continued)

I/O Supply BGA	BGA	Primary	ıary		Alternate				GPIO			RESE	Pofoult
Voltage	n E	Signal	Dir	Pull-up	Signal	Dir	Mux	Pull-up	Ain	Bin	Aout	State (At/After)	
NVDD4	F6	SIM_RST	0		SSI_TXFS	9	PB18	X69				Pull-H	PB18
NVDD4	G6	SIM_RX	_		SSI_TXDAT	0	PB17	X69				Pull-H	PB17
NVDD4	B4	SIM_TX	0/1		SSI_RXDAT	_	PB16	X69				Pull-H	PB16
NVDD4	O4	SIM_PD	_		SSI_RXCLK	0/	PB15	X69				H-IInA	PB15
NVDD4	D4	SIM_SVEN	0		SSI_RXFS	0/	PB14	X69				H-IInA	PB14
NVDD4	B3	SD_CMD	0/1		MS_BS	0	PB13	969 Y69				Pull-H	PB13
NVDD4	A3	SD_CLK	0		MS_SCLKO	0	PB12	X69				H-IIn4	PB12
NVDD4	A2	SD_DAT3	0/1		MS_SDIO	<u>Q</u>	PB11	(nwob Ilud)				Pull-L	PB11
NVDD4	E2	SD_DAT2	0/1		MS_SCLKI	_	PB10	X69				H-IIn-H	PB10
NVDD4	B2	SD_DAT1	0/1		MS_PI1	_	PB9	X69				H-IIn-H	PB9
NVDD4	C3	SD_DAT0	0/1		MS_PI0	_	PB8	96K				Pull-H	PB8

¹ After reset, CS0 goes H/L depends on BOOT[3:0].

² Need external circuitry to drive the signal.

³ Need external pull-up.

⁴ External resistor is needed.

ASP signals are clamped by AVDD2 to prevent ESD (electrostatic discharge) damage. AVDD2 must be greater than QVDD to keep diodes reverse-biased. Need external pull-up or pull-down.

Pmax



3 Electrical Characteristics

This section contains the electrical specifications and timing diagrams for the i.MX1 processor.

3.1 Maximum Ratings

Table 4 provides information on maximum ratings which are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits listed in Recommended Operating Range Table 5 on page 23 or the DC Characteristics table.

Symbol Unit Rating Minimum Maximum NV_{DD} DC I/O Supply Voltage ٧ -0.3 3.3 QV_{DD} DC Internal (core = 150 MHz) Supply Voltage -0.3 1.9 ٧ ٧ QV_{DD} DC Internal (core = 200 MHz) Supply Voltage -0.3 2.0 ٧ AV_{DD} DC Analog Supply Voltage -0.3 3.3 BTRFV_{DD} DC Bluetooth Supply Voltage -0.3 3.3 ٧ ٧ VESD_HBM ESD immunity with HBM (human body model) 2000 VESD_MM ESD immunity with MM (machine model) 100 V **ILatchup** Latch-up immunity 200 mA Test °C Storage temperature -55 150

Table 4. Maximum Ratings

mW

1300²

800¹

3.2 Recommended Operating Range

Power Consumption

Table 5 provides the recommended operating ranges for the supply voltages and temperatures. The i.MX1 processor has multiple pairs of VDD and VSS power supply and return pins. QVDD and QVSS pins are used for internal logic. All other VDD and VSS pins are for the I/O pads voltage supply, and each pair of VDD and VSS provides power to the enclosed I/O pads. This design allows different peripheral supply voltage levels in a system.

Because AVDD pins are supply voltages to the analog pads, it is recommended to isolate and noise-filter the AVDD pins from other VDD pins.

BTRFVDD is the supply voltage for the Bluetooth interface signals. It is quite sensitive to the data transmit/receive accuracy. Please refer to Bluetooth RF spec for special handling. If Bluetooth is not used

A typical application with 30 pads simultaneously switching assumes the GPIO toggling and instruction fetches from the ARM[®] core-that is, 7x GPIO, 15x Data bus, and 8x Address bus.

² A worst-case application with 70 pads simultaneously switching assumes the GPIO toggling and instruction fetches from the ARM core-that is, 32x GPIO, 30x Data bus, 8x Address bus. These calculations are based on the core running its heaviest OS application at MHz, and where the whole image is running out of SDRAM. QVDD at V, NVDD and AVDD at 3.3V, therefore, 180mA is the worst measurement recorded in the factory environment, max 5mA is consumed for OSC pads, with each toggle GPIO consuming 4mA.



in the system, these Bluetooth pins can be used as general purpose I/O pins and BTRFVDD can be used as other NVDD pins.

For more information about I/O pads grouping per VDD, please refer to Table 2 on page 4.

Table 5. Recommended Operating Range

Symbol	Rating	Minimum	Maximum	Unit
T _A	Operating temperature range MC9328MX1VM20\MC9328MX1VM15	0	70	°C
T _A	Operating temperature range MC9328MX1DVM20\MC9328MX1DVM15	-30	70	°C
T _A	Operating temperature range MC9328MX1CVM15	-40	85	°C
NVDD	I/O supply voltage (if using MSHC, CSI, SPI, BTA, LCD, and USBd which are only 3 V interfaces)	2.70	3.30	V
NVDD	I/O supply voltage (if not using the peripherals listed above)	1.70	3.30	V
QVDD	Internal supply voltage (Core = 150 MHz)	1.70	1.90	V
QVDD	Internal supply voltage (Core = 200 MHz)	1.80	2.00	V
AVDD	Analog supply voltage	1.70	3.30	V

3.3 Power Sequence Requirements

For required power-up and power-down sequencing, please refer to the "Power-Up Sequence" section of application note AN2537 on the i.MX applications processor website.

3.4 DC Electrical Characteristics

Table 6 contains both maximum and minimum DC characteristics of the i.MX1 processor.

Table 6. Maximum and Minimum DC Characteristics

Number or Symbol	Parameter	Min	Typical	Max	Unit
lop	Full running operating current at 1.8V for QVDD, 3.3V for NVDD/AVDD (Core = 96 MHz, System = 96 MHz, MPEG4 decoding playback from external memory card to both external SSI audio decoder and driving TFT display panel, and OS with MMU enabled memory system is running on external SDRAM).	-	QVDD at 1.8V = 120mA; NVDD+AVDD at 3.0V = 30mA	-	mA
Sidd ₁	Standby current (Core = 150 MHz, QVDD = 1.8V, temp = 25°C)	_	25	_	μА
Sidd ₂	Standby current (Core = 150 MHz, QVDD = 1.8V, temp = 55°C)	_	45	_	μА
Sidd ₃	Standby current (Core = 150 MHz, QVDD = 2.0V, temp = 25°C)	_	35	-	μА

MC9328MX1 Technical Data, Rev. 7



Electrical Characteristics

Table 6. Maximum and Minimum DC Characteristics (Continued)

Number or Symbol	Parameter	Min	Typical	Max	Unit
Sidd ₄	Standby current (Core = 150 MHz, QVDD = 2.0V, temp = 55°C)	_	60	_	μΑ
V _{IH}	Input high voltage	0.7V _{DD}	_	Vdd+0.2	V
V _{IL}	Input low voltage	_	_	0.4	V
V _{OH}	Output high voltage (I _{OH} = 2.0 mA)	0.7V _{DD}	_	Vdd	V
V _{OL}	Output low voltage (I _{OL} = -2.5 mA)	_	_	0.4	V
I _{IL}	Input low leakage current (V _{IN} = GND, no pull-up or pull-down)	-	_	±1	μА
I _{IH}	Input high leakage current $(V_{IN} = V_{DD}, \text{ no pull-up or pull-down})$	-	_	±1	μА
ГОН	Output high current (V _{OH} = 0.8V _{DD} , V _{DD} = 1.8V)	4.0	-	_	mA
l _{OL}	Output low current (V _{OL} = 0.4V, V _{DD} = 1.8V)	-4.0	-	-	mA
l _{OZ}	Output leakage current (V _{out} = V _{DD} , output is high impedance)	-	-	±5	μА
C _i	Input capacitance	_	_	5	pF
Co	Output capacitance	_	_	5	pF

3.5 AC Electrical Characteristics

The AC characteristics consist of output delays, input setup and hold times, and signal skew times. All signals are specified relative to an appropriate edge of other signals. All timing specifications are specified at a system operating frequency from 0 MHz to 96 MHz (core operating frequency 150 MHz) with an operating supply voltage from $V_{DD\ min}$ to $V_{DD\ max}$ under an operating temperature from T_L to T_H . All timing is measured at 30 pF loading.

Table 7. Tristate Signal Timing

Pin	Parameter	Minimum	Maximum	Unit
TRISTATE	Time from TRISTATE activate until I/O becomes Hi-Z	1	20.8	ns

Table 8. 32k/16M Oscillator Signal Timing

Parameter	Minimum	RMS	Maximum	Unit
EXTAL32k input jitter (peak to peak)	_	5	20	ns
EXTAL32k startup time	800	-	_	ms

MC9328MX1 Technical Data, Rev. 7



Parameter	Minimum	RMS	Maximum	Unit
EXTAL16M input jitter (peak to peak) ¹	-	TBD	TBD	_
EXTAL16M startup time ¹	TBD	-	1	_

¹ The 16 MHz oscillator is not recommended for use in new designs.

4 Functional Description and Application Information

This section provides the electrical information including and timing diagrams for the individual modules of the i.MX1.

4.1 Embedded Trace Macrocell

All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM920T processor's TAP controller, and is assigned scan chain 6. The scan chain consists of a 40-bit shift register comprised of the following:

- 32-bit data field
- 7-bit address field
- A read/write bit

The data to be written is scanned into the 32-bit data field, the address of the register into the 7-bit address field, and a 1 into the read/write bit.

A register is read by scanning its address into the address field and a 0 into the read/write bit. The 32-bit data field is ignored. A read or a write takes place when the TAP controller enters the UPDATE-DR state. The timing diagram for the ETM9 is shown in Figure 2. See Table 9 for the ETM9 timing parameters used in Figure 2.




Figure 2. Trace Port Timing Diagram

MC9328MX1 Technical Data, Rev. 7



Table 9. Trace Port Timing Diagram Parameter Table

Ref No.	Parameter	1.8 ± 0.1 V		3.0 ±	Unit	
nei No.	Farameter	Minimum	Maximum	Minimum	Maximum	Offic
1	CLK frequency	0	85	0	100	MHz
2a	Clock high time	1.3	-	2	-	ns
2b	Clock low time	3	-	2	-	ns
За	Clock rise time	-	4	_	3	ns
3b	Clock fall time	-	3	_	3	ns
4a	Output hold time	2.28	-	2	-	ns
4b	Output setup time	3.42	-	3	-	ns

4.2 **DPLL Timing Specifications**

Parameters of the DPLL are given in Table 10. In this table, T_{ref} is a reference clock period after the pre-divider and T_{dck} is the output double clock period.

Table 10. DPLL Specifications

Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
DPLL input clock freq range	Vcc = 1.8V	5	_	100	MHz
Pre-divider output clock freq range	Vcc = 1.8V	5	_	30	MHz
DPLL output clock freq range	Vcc = 1.8V	80	_	220	MHz
Pre-divider factor (PD)	-	1	_	16	_
Total multiplication factor (MF)	Includes both integer and fractional parts	5	_	15	_
MF integer part	-	5	_	15	_
MF numerator	Should be less than the denominator	0	_	1022	_
MF denominator	-	1	_	1023	_
Pre-multiplier lock-in time	-	_	_	312.5	μsec
Freq lock-in time after full reset	FOL mode for non-integer MF (does not include pre-multi lock-in time)	250	280 (56 μs)	300	T _{ref}
Freq lock-in time after partial reset	FOL mode for non-integer MF (does not include pre-multi lock-in time)	220	250 (50 μs)	270	T _{ref}
Phase lock-in time after full reset	FPL mode and integer MF (does not include pre-multi lock-in time)	300	350 (70 μs)	400	T _{ref}
Phase lock-in time after partial reset	FPL mode and integer MF (does not include pre-multi lock-in time)	270	320 (64 μs)	370	T _{ref}
Freq jitter (p-p)	_	_	0.005 (0.01%)	0.01	2•T _{dck}

MC9328MX1 Technical Data, Rev. 7



Table 10.	DPLL	Specifications	(Continued)
Table 10.	DFLL	Specifications	(Continueu)

Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
Phase jitter (p-p)	Integer MF, FPL mode, Vcc=1.8V	_	1.0 (10%)	1.5	ns
Power supply voltage	-	1.7	_	2.5	V
Power dissipation	FOL mode, integer MF, f _{dck} = MHz, Vcc = 1.8V	_	_	4	mW

4.3 Reset Module

The timing relationships of the Reset module with the POR and RESET_IN are shown in Figure 3 and Figure 4.

NOTE

Be aware that NVDD must ramp up to at least 1.8V before QVDD is powered up to prevent forward biasing.




Figure 3. Timing Relationship with POR








Figure 4. Timing Relationship with RESET_IN

Table 11. Reset Module Timing Parameter Table

Ref	Pauamatau	1.8 ± 0.1 V		3.0 ± 0.3 V		l lmit
No.	Parameter	Min	Max	Min	Max	Unit
1	Width of input POWER_ON_RESET	note ¹	-	note ¹	_	-
2	Width of internal POWER_ON_RESET (9600 *CLK32 at 32 kHz)	300	300	300	300	ms
3	7K to 32K-cycle stretcher for SDRAM reset	7	7	7	7	Cycles of CLK32
4	14K to 32K-cycle stretcher for internal system reset HRESERT and output reset at pin RESET_OUT	14	14	14	14	Cycles of CLK32
5	Width of external hard-reset RESET_IN	4	_	4	-	Cycles of CLK32
6	4K to 32K-cycle qualifier	4	4	4	4	Cycles of CLK32

¹ POR width is dependent on the 32 or 32.768 kHz crystal oscillator start-up time. Design margin should allow for crystal tolerance, i.MX chip variations, temperature impact, and supply voltage influence. Through the process of supplying crystals for use with CMOS oscillators, crystal manufacturers have developed a working knowledge of start-up time of their crystals. Typically, start-up times range from 400 ms to 1.2 seconds for this type of crystal.

4.4 External Interface Module

The External Interface Module (EIM) handles the interface to devices external to the i.MX1 processor, including the generation of chip-selects for external peripherals and memory. The timing diagram for the EIM is shown in Figure 5, and Table 12 defines the parameters of signals.

If an external stable clock source (already running) is used instead of a crystal, the width of POR should be ignored in calculating timing for the start-up process.






Figure 5. EIM Bus Timing Diagram

Table 12. EIM Bus Timing Parameter Table

Ref No.	Parameter	1.8 ± 0.1 V			3.0 ± 0.3 V			Unit
nei No.		Min	Typical	Max	Min	Typical	Max	Oille
1a	Clock fall to address valid	2.48	3.31	9.11	2.4	3.2	8.8	ns
1b	Clock fall to address invalid	1.55	2.48	5.69	1.5	2.4	5.5	ns
2a	Clock fall to chip-select valid	2.69	3.31	7.87	2.6	3.2	7.6	ns
2b	Clock fall to chip-select invalid	1.55	2.48	6.31	1.5	2.4	6.1	ns
За	Clock fall to Read (Write) Valid	1.35	2.79	6.52	1.3	2.7	6.3	ns
3b	Clock fall to Read (Write) Invalid	1.86	2.59	6.11	1.8	2.5	5.9	ns

MC9328MX1 Technical Data, Rev. 7



Table 12. EIM Bus Timing Parameter Table (Continued)

Ref No.	Parameter		1.8 ± 0.1 V	,	3.0 ± 0.3 V			Unit
nei No.	Farameter	Min	Typical	Max	Min	Typical	Max	Offic
4a	Clock ¹ rise to Output Enable Valid	2.32	2.62	6.85	2.3	2.6	6.8	ns
4b	Clock ¹ rise to Output Enable Invalid	2.11	2.52	6.55	2.1	2.5	6.5	ns
4c	Clock ¹ fall to Output Enable Valid	2.38	2.69	7.04	2.3	2.6	6.8	ns
4d	Clock ¹ fall to Output Enable Invalid	2.17	2.59	6.73	2.1	2.5	6.5	ns
5a	Clock ¹ rise to Enable Bytes Valid	1.91	2.52	5.54	1.9	2.5	5.5	ns
5b	Clock ¹ rise to Enable Bytes Invalid	1.81	2.42	5.24	1.8	2.4	5.2	ns
5c	Clock ¹ fall to Enable Bytes Valid	1.97	2.59	5.69	1.9	2.5	5.5	ns
5d	Clock ¹ fall to Enable Bytes Invalid	1.76	2.48	5.38	1.7	2.4	5.2	ns
6a	Clock ¹ fall to Load Burst Address Valid	2.07	2.79	6.73	2.0	2.7	6.5	ns
6b	Clock ¹ fall to Load Burst Address Invalid	1.97	2.79	6.83	1.9	2.7	6.6	ns
6c	Clock ¹ rise to Load Burst Address Invalid	1.91	2.62	6.45	1.9	2.6	6.4	ns
7a	Clock ¹ rise to Burst Clock rise	1.61	2.62	5.64	1.6	2.6	5.6	ns
7b	Clock ¹ rise to Burst Clock fall	1.61	2.62	5.84	1.6	2.6	5.8	ns
7c	Clock ¹ fall to Burst Clock rise	1.55	2.48	5.59	1.5	2.4	5.4	ns
7d	Clock ¹ fall to Burst Clock fall	1.55	2.59	5.80	1.5	2.5	5.6	ns
8a	Read Data setup time	5.54	_	-	5.5	_	_	ns
8b	Read Data hold time	0	_	-	0	_	-	ns
9a	Clock ¹ rise to Write Data Valid	1.81	2.72	6.85	1.8	2.7	6.8	ns
9b	Clock ¹ fall to Write Data Invalid	1.45	2.48	5.69	1.4	2.4	5.5	ns
9c	Clock ¹ rise to Write Data Invalid	1.63	_	-	1.62	_	-	ns
10a	DTACK setup time	2.52	_	-	2.5	_	-	ns

Clock refers to the system clock signal, HCLK, generated from the System DPLL

4.4.1 DTACK Signal Description

The \overline{DTACK} signal is the external input data acknowledge signal. When using the external \overline{DTACK} signal as a data acknowledge signal, the bus time-out monitor generates a bus error when a bus cycle is not terminated by the external \overline{DTACK} signal after 1022 HCLK counts have elapsed. Only the CS5 group supports DTACK signal function when the external DTACK signal is used for data acknowledgement.

4.4.2 DTACK Signal Timing

Figure 6 through Figure 9 show the access cycle timing used by chip-select 5. The signal values and units of measure for this figure are found in the associated tables.

MC9328MX1 Technical Data, Rev. 7



4.4.2.1 WAIT Read Cycle without DMA




Figure 6. WAIT Read Cycle without DMA

Table 13. WAIT Read Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz

Number	Characteristic	3.0 ±	Unit	
Number	Characteristic	Minimum	Maximum	Unit
1	OE and EB assertion time	See note 2	-	ns
2	CS5 pulse width	3T	_	ns
3	OE negated to address inactive	56.81	_	ns
4	Wait asserted after \overline{OE} asserted	-	1020T	ns
5	Wait asserted to OE negated	2T+2.2	3T+7.17	ns
6	Data hold timing after OE negated	T-1.86	_	ns
7	Data ready after wait asserted	0	Т	ns
8	OE negated to CS negated	1.5T+0.24	1.5T+0.85	ns
9	OE negated after EB negated	0.5	1.5	ns
10	Become low after CS5 asserted	0	1019T	ns
11	Wait pulse width	1T	1020T	ns

Note:

- 1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)
- 2. OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when EBC bit in CS5L register is clear.
- 3. Address becomes valid and $\overline{\text{CS}}$ asserts at the start of read access cycle.
- 4. The external wait input requirement is eliminated when $\overline{\text{CS5}}$ is programmed to use internal wait state.

MC9328MX1 Technical Data, Rev. 7



4.4.2.2 WAIT Read Cycle DMA Enabled




Figure 7. DTACK WAIT Read Cycle DMA Enabled

Table 14. DTACK WAIT Read Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz

Number	Characteristic	3.0 ± (0.3 V	Unit
Number	Gilaracteristic	Minimum	Maximum	
1	OE and EB assertion time	See note 2	-	ns
2	CS pulse width	3T	_	ns
3	OE negated before CS5 is negated	1.5T+0.24	1.5T+0.85	ns
4	Address inactived before CS negated	_	0.93	ns
5	Wait asserted after CS5 asserted	_	1020T	ns
6	Wait asserted to OE negated	2T+2.2	3T+7.17	ns
7	Data hold timing after OE negated	T-1.86	_	ns
8	Data ready after wait is asserted	_	Т	ns
9	CS deactive to next CS active	Т	-	ns
10	OE negate after EB negate	0.5	1.5	ns
11	Wait becomes low after CS5 asserted	0	1019T	ns



Table 14. DTACK WAIT Read Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz (Continued)

Number	Characteristic	3.0 ± 0.3 V		Unit
Number	ondradier is no	Minimum	Maximum	Ome
12	Wait pulse width	1T	1020T	ns

Note:

- 1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)
- 2. $\overline{\text{OE}}$ and $\overline{\text{EB}}$ assertion time is programmable by OEA bit in CS5L register. $\overline{\text{EB}}$ assertion in read cycle will occur only when EBC bit in CS5L register is clear.
- 3. Address becomes valid and $\overline{\text{CS}}$ asserts at the start of read access cycle.
- 4. The external wait input requirement is eliminated when $\overline{\text{CS5}}$ is programmed to use internal wait state.

4.4.2.3 WAIT Write Cycle without DMA




Table 15. WAIT Write Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz

Number	Characteristic -	3.0 ± 0.3 V				
		Minimum	Maximum	Unit		
1	CS5 assertion time	See note 2	-	ns		
2	EB assertion time	See note 2	_	ns		
3	CS5 pulse width	3T	_	ns		
4	RW negated before CS5 is negated	2.5T-0.29	2.5T+0.68	ns		
5	RW negated to Address inactive	67.28	_	ns		
6	Wait asserted after CS5 asserted	-	1020T	ns		

MC9328MX1 Technical Data, Rev. 7



Functional Description and Application Information

Table 15. WAIT Write Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz (Continued)

Number	Characteristic	3.0 ± 0.3 V		Linit
		Minimum	Maximum	- Unit
7	Wait asserted to RW negated	1T+2.15	2T+7.34	ns
8	Data hold timing after RW negated	2.5T-1.18	-	ns
9	Data ready after CS5 is asserted	-	Т	ns
10	EB negated after CS5 is negated	1.5T+0.74	1.5T+2.35	ns
11	Wait becomes low after CS5 asserted	0	1019T	ns
12	Wait pulse width	1T	1020T	ns

Note:

- 1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)
- 2. CS5 assertion can be controlled by CSA bits. EB assertion can also be programmable by WEA bits in CS5L register.
- 3. Address becomes valid and \overline{RW} asserts at the start of write access cycle.
- 4. The external wait input requirement is eliminated when $\overline{\text{CS5}}$ is programmed to use internal wait state.

4.4.2.4 WAIT Write Cycle DMA Enabled




Figure 9. WAIT Write Cycle DMA Enabled



Table 16. WAIT Write Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz

Number	Characteristic	3.0 ± 0.3 V		
		Minimum	Maximum	Unit
1	CS5 assertion time	See note 2	_	ns
2	EB assertion time	See note 2	_	ns
3	CS5 pulse width	3T	_	ns
4	RW negated before CS5 is negated	2.5T-0.29	2.5T+0.68	ns
5	Address inactived after CS negated	-	0.93	ns
6	Wait asserted after CS5 asserted	-	1020T	ns
7	Wait asserted to RW negated	T+2.15	2T+7.34	ns
8	Data hold timing after RW negated	24.87	_	ns
9	Data ready after CS5 is asserted	-	Т	ns
10	CS deactive to next CS active	Т	_	ns
11	EB negate after CS negate	1.5T+0.74	1.5T+2.35	
12	Wait becomes low after CS5 asserted	0	1019T	ns
13	Wait pulse width	1T	1020T	ns

Note:


- 1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)
- 2. CS5 assertion can be controlled by CSA bits. EB assertion also can be programmable by WEA bits in CS5L register.
- 3. Address becomes valid and \overline{RW} asserts at the start of write access cycle.
- 4.The external wait input requirement is eliminated when CS5 is programmed to use internal wait state.

4.4.3 EIM External Bus Timing

The External Interface Module (EIM) is the interface to devices external to the i.MX1, including generation of chip-selects for external peripherals and memory. The timing diagram for the EIM is shown in Figure 5, and Table 12 defines the parameters of signals.



Functional Description and Application Information



Note 1: x = 0, 1, 2 or 3

Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 10. WSC = 1, A.HALF/E.HALF







Figure 11. WSC = 1, WEA = 1, WEN = 1, A.HALF/E.HALF





Note 1: x = 0, 1, 2 or 3

Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 12. WSC = 1, OEA = 1, A.WORD/E.HALF







Figure 13. WSC = 1, WEA = 1, WEN = 2, A.WORD/E.HALF





Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 14. WSC = 3, OEA = 2, A.WORD/E.HALF







Figure 15. WSC = 3, WEA = 1, WEN = 3, A.WORD/E.HALF





Note 1: x = 0, 1, 2 or 3

Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 16. WSC = 3, OEA = 4, A.WORD/E.HALF







Figure 17. WSC = 3, WEA = 2, WEN = 3, A.WORD/E.HALF






Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 18. WSC = 3, OEN = 2, A.WORD/E.HALF





Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 19. WSC = 3, OEA = 2, OEN = 2, A.WORD/E.HALF






Figure 20. WSC = 2, WWS = 1, WEA = 1, WEN = 2, A.WORD/E.HALF







Figure 21. WSC = 1, WWS = 2, WEA = 1, WEN = 2, A.WORD/E.HALF






Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 22. WSC = 2, WWS = 2, WEA = 1, WEN = 2, A.HALF/E.HALF

MC9328MX1 Technical Data, Rev. 7





Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 23. WSC = 2, WWS = 1, WEA = 1, WEN = 2, EDC = 1, A.HALF/E.HALF

MC9328MX1 Technical Data, Rev. 7







Figure 24. WSC = 2, CSA = 1, WWS = 1, A.WORD/E.HALF






Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 25. WSC = 3, CSA = 1, A.HALF/E.HALF

MC9328MX1 Technical Data, Rev. 7





Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register


Figure 26. WSC = 2, OEA = 2, CNC = 3, BCM = 1, A.HALF/E.HALF

MC9328MX1 Technical Data, Rev. 7

Freescale Semiconductor

52






Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 27. WSC = 2, OEA = 2, WEA = 1, WEN = 2, CNC = 3, A.HALF/E.HALF

MC9328MX1 Technical Data, Rev. 7






Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 28. WSC = 3, SYNC = 1, A.HALF/E.HALF






Note 1: x=0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 29. WSC = 2, SYNC = 1, DOL = [1/0], A.WORD/E.WORD






Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 30. WSC = 2, SYNC = 1, DOL = [1/0], A.WORD/E.HALF






Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 31. WSC = 7, OEA = 8, SYNC = 1, DOL = 1, BCD = 1, BCS = 2, A.WORD/E.HALF






Note 1: x = 0, 1, 2 or 3 Note 2: EBC = Enable Byte Control bit (bit 11) on the Chip Select Control Register

Figure 32. WSC = 7, OEA = 8, SYNC = 1, DOL = 1, BCD = 1, BCS = 1, A.WORD/E.HALF



4.4.4 Non-TFT Panel Timing



. iguio con iton in i i union immig

Table 17. Non TFT Panel Timing Diagram

Symbol	Parameter	Allowed Register Minimum Value ^{1, 2}	Actual Value	Unit
T1	HSYN to VSYN delay ³	0	HWAIT2+2	Tpix ⁴
T2	HSYN pulse width	0	HWIDTH+1	Tpix
Т3	VSYN to SCLK	-	$0 \le T3 \le Ts^5$	_
T4	SCLK to HSYN	0	HWAIT1+1	Tpix

¹ Maximum frequency of LCDC_CLK is 48 MHz, which is controlled by Peripheral Clock Divider Register.

4.5 Pen ADC Specifications

The specifications for the pen ADC are shown in Table 18 through Table 20.

Table 18. Pen ADC System Performance

Full Range Resolution ¹	13 bits
Non-Linearity Error ¹	4 bits
Accuracy ¹	9 bits

¹ Tested under input = 0~1.8V at 25°C

MC9328MX1 Technical Data, Rev. 7

² Maximum frequency of SCLK is HCLK / 5, otherwise LD output will be wrong.

³ VSYN, HSYN and SCLK can be programmed as active high or active low. In the above timing diagram, all these 3 signals are active high.

⁴ Tpix is the pixel clock period which equals LCDC_CLK period * (PCD + 1).

⁵ Ts is the shift clock period. Ts = Tpix * (panel data bus width).



Table 19. Pen ADC Test Conditions

Vp max	1800 mV	ip max	+7 μΑ	
Vp min	GND	ip min 1.5 μA		
Vn	GND	in 1.5 μA		
Sample frequency		12 MHz		
Sample rate		1.2 KHz		
Input frequency		100 Hz		
Input range		0–1800 mV		
Note: Ru1 = Ru2 = 200K				

Table 20. Pen ADC Absolute Rating

ip max	+9.5 μΑ
ip min	-2.5 μA
in max	+9.5 μA
in min	-2.5 μA

4.6 ASP Touch Panel Controller

The following sections contain the electrical specifications of the ASP touch panel controller. The value of parameters and their corresponding measuring conditions are mentioned as well.

4.6.1 Electrical Specifications

Test conditions: Temperature = 25° C, QVDD = 1800mV.

Table 21. ASP Touch Panel Controller Electrical Spec

Parameter	Minimum	Typical	Maximum	Unit
Offset	_	32768	_	_
Offset Error	_	_	8199	_
Gain	_	13.65	_	mV ⁻¹
Gain Error	_	_	33%	_
DNL	8	9	_	Bits
INL	_	0	_	Bits
Accuracy (without missing code)	8	9	_	Bits
Operating Voltage Range (Pen)	_	_	QVDD	mV
Operating Voltage Range (U)	Negative QVDD	_	QVDD	mV
On-resistance of switches SW[8:1]	_	10	_	Ohm

Note that QVDD should be 1800mV.



4.6.2 Gain Calculations

The ideal mapping of input voltage to output digital sample is defined as follows:




Figure 34. Gain Calculations

In general, the mapping function is:

$$S = G * V + C$$

Where V is input, S is output, G is the slope, and C is the y-intercept.

Nominal Gain
$$G_0 = 65535 / 4800 = 13.65 \text{mV}^{-1}$$

Nominal Offset $C_0 = 65535 / 2 = 32767$

4.6.3 Offset Calculations

The ideal mapping of input voltage to output digital sample is defined as:




Figure 35. Offset Calculations

In general, the mapping function is:

$$S = G * V + C$$

Where V is input, S is output, G is the slope, and C is the y-intercept.

Nominal Gain
$$G_0 = 65535 / 4800 = 13.65 \text{mV}^{-1}$$

Nominal Offset $C_0 = 65535 / 2 = 32767$

MC9328MX1 Technical Data, Rev. 7



4.6.4 Gain Error Calculations

Gain error calculations are made using the information in this section.




Figure 36. Gain Error Calculations

Assuming the offset remains unchanged, the mapping is rotated around y-intercept to determine the maximum gain allowed. This occurs when the sample at 1800mV has just reached the ceiling of the 16-bit range, 65535.

Maximum Offset G_{max} , $= (65535 - C_0) / 1800$ = (65535 - 32767) / 1800= 18 20

Gain Error $G_{r,}$ $= (G_{max} - G_0) / G_0 * 100\%$ = (18.20 - 13.65) / 13.65 * 100% = 33%

4.7 Bluetooth Accelerator

CAUTION

On-chip accelerator hardware is not supported by software. An external Bluetooth chip interfaced to a UART is recommended.

The Bluetooth Accelerator (BTA) radio interface supports the Wireless RF Transceiver, MC13180 using an SPI interface. This section provides the data bus timing diagrams and SPI interface timing diagrams shown in Figure 37 and Figure 38, and the associated parameters shown in Table 22 and Table 23.






Figure 37. MC13180 Data Bus Timing Diagram

Table 22. MC13180 Data Bus Timing Parameter Table

Ref No.	Parameter	Minimum	Typical	Maximum	Unit
1	FrameSync setup time relative to BT CLK rising edge ¹	_	4	_	ns
2	FrameSync hold time relative to BT CLK rising edge ¹	_	12	_	ns
3	Receive Data setup time relative to BT CLK rising edge ¹	_	6	_	ns
4	Receive Data hold time relative to BT CLK rising edge ¹	_	13	_	ns
5	Transmit Data setup time relative to RXTX_EN rising edge ²	172.5	_	192.5	μs
6	TX DATA period	1000 +/- 0.02		ns	
7	BT CLK duty cycle	40	_	60	%
8	Transmit Data hold time relative to RXTX_EN falling edge	4	_	10	μs

¹ Please refer to 2.4 GHz RF Transceiver Module (MC13180) Technical Data documentation.

² The setup and hold times of RX_TX_EN can be adjusted by programming Time_A_B register (0x00216050) and RF_Status (0x0021605C) registers.






Figure 38. SPI Interface Timing Diagram Using MC13180

Table 23. SPI Interface Timing Parameter Table Using MC13180

Ref No.	Parameter	Minimum	Maximum	Unit
1	SPI_EN setup time relative to rising edge of SPI_CLK	15	_	ns
2	Transmit data delay time relative to rising edge of SPI_CLK	0	15	ns
3	Transmit data hold time relative to rising edge of SPI_EN	0	15	ns
4	SPI_CLK rise time	0	25	ns
5	SPI_CLK fall time	0	25	ns
6	SPI_EN hold time relative to falling edge of SPI_CLK	15	_	ns
7	Receive data setup time relative to falling edge of SPI_CLK ¹	15	_	ns
8	Receive data hold time relative to falling edge of SPI_CLK ¹	15	_	ns
9	SPI_CLK frequency, 50% duty cycle required ¹	_	20	MHz

The SPI_CLK clock frequency and duty cycle, setup and hold times of receive data can be set by programming SPI_Control (0x00216138) register together with system clock.

4.8 SPI Timing Diagrams

To use the internal transmit (TX) and receive (RX) data FIFOs when the SPI 1 module is configured as a master, two control signals are used for data transfer rate control: the \overline{SS} signal (output) and the \overline{SPI} _RDY signal (input). The SPI1 Sample Period Control Register (PERIODREG1) and the SPI2 Sample Period Control Register (PERIODREG2) can also be programmed to a fixed data transfer rate for either SPI 1 or SPI 2. When the SPI 1 module is configured as a slave, the user can configure the SPI1 Control Register (CONTROLREG1) to match the external SPI master's timing. In this configuration, \overline{SS} becomes an input signal, and is used to latch data into or load data out to the internal data shift registers, as well as to increment the data FIFO. Figure 39 through Figure 43 show the timing relationship of the master SPI using different triggering mechanisms.






Figure 39. Master SPI Timing Diagram Using SPI_RDY Edge Trigger




Figure 40. Master SPI Timing Diagram Using SPI_RDY Level Trigger




Figure 41. Master SPI Timing Diagram Ignore SPI_RDY Level Trigger




Figure 42. Slave SPI Timing Diagram FIFO Advanced by BIT COUNT




Figure 43. Slave SPI Timing Diagram FIFO Advanced by SS Rising Edge



Ref No.	Barranatari	3.0 ± 0	11	
	Parameter	Minimum	Maximum	Unit
1	SPI_RDY to SS output low	2T ¹	_	ns
2	SS output low to first SCLK edge	3 • Tsclk ²	_	ns
3	Last SCLK edge to SS output high	2 • Tsclk	_	ns
4	SS output high to SPI_RDY low	0	_	ns
5	SS output pulse width	Tsclk + WAIT 3	_	ns
6	SS input low to first SCLK edge	Т	-	ns
7	SS input pulse width	Т	_	ns

Table 24. Timing Parameter Table for Figure 39 through Figure 43

³ WAIT = Number of bit clocks (SCLK) or 32.768 kHz clocks per Sample Period Control Register.




Figure 44. SPI SCLK Timing Diagram

Table 25. Timing Parameter Table for SPI SCLK

Ref No.	Parameter	3.0 ± 0	Unit	
	i didilicici	Minimum	Maximum	
8	SCLK frequency	0	10	MHz
9	SCLK pulse width	100	-	ns

4.9 LCD Controller

This section includes timing diagrams for the LCD controller. For detailed timing diagrams of the LCD controller with various display configurations, refer to the LCD controller chapter of the *MC9328MX1 Reference Manual*.




Figure 45. SCLK to LD Timing Diagram

MC9328MX1 Technical Data, Rev. 7

¹ T = CSPI system clock period (PERCLK2).

² Tsclk = Period of SCLK.



Table 26. LCDC SCLK Timing Parameter Table

		3.0 ±		
Ref No.	Parameter	Minimum	Maximum	Unit
1	SCLK to LD valid	_	2	ns




Figure 46. 4/8/16 Bit/Pixel TFT Color Mode Panel Timing

Table 27. 4/8/16 Bit/Pixel TFT Color Mode Panel Timing

Symbol	Description	Minimum	Corresponding Register Value	Unit
T1	End of OE to beginning of VSYN	T5+T6 +T7+T9	(VWAIT1·T2)+T5+T6+T7+T9	Ts
T2	HSYN period	XMAX+5	XMAX+T5+T6+T7+T9+T10	Ts
Т3	VSYN pulse width	T2	VWIDTH-(T2)	Ts
T4	End of VSYN to beginning of OE	2	VWAIT2·(T2)	Ts
T5	HSYN pulse width	1	HWIDTH+1	Ts
T6	End of HSYN to beginning to T9	1	HWAIT2+1	Ts
T7	End of OE to beginning of HSYN	1	HWAIT1+1	Ts

MC9328MX1 Technical Data, Rev. 7



Symbol	Description	Minimum	Corresponding Register Value	Unit
T8	SCLK to valid LD data	-3	3	ns
Т9	End of HSYN idle2 to VSYN edge (for non-display region)	2	2	Ts
Т9	End of HSYN idle2 to VSYN edge (for Display region)	1	1	Ts
T10	VSYN to OE active (Sharp = 0) when VWAIT2 = 0	1	1	Ts
T10	VSYN to OE active (Sharp = 1) when VWAIT2 = 0	2	2	Ts

Note:

- Ts is the SCLK period which equals LCDC_CLK / (PCD + 1). Normally LCDC_CLK = 15ns.
- VSYN, HSYN and OE can be programmed as active high or active low. In Figure 46, all 3 signals are active low.
- The polarity of SCLK and LD[15:0] can also be programmed.
- SCLK can be programmed to be deactivated during the VSYN pulse or the OE deasserted period. In Figure 46, SCLK is always active.
- For T9 non-display region, VSYN is non-active. It is used as an reference.
- XMAX is defined in pixels.

4.10 Multimedia Card/Secure Digital Host Controller

The DMA interface block controls all data routing between the external data bus (DMA access), internal MMC/SD module data bus, and internal system FIFO access through a dedicated state machine that monitors the status of FIFO content (empty or full), FIFO address, and byte/block counters for the MMC/SD module (inner system) and the application (user programming).




Figure 47. Chip-Select Read Cycle Timing Diagram



Ref No.	Parameter	1.8 ± 0.1 V		3.0 ± 0.3 V		Unit
		Minimum	Maximum	Minimum	Maximum	Uill
1	CLK frequency at Data transfer Mode (PP) ¹ —10/30 cards	0	25/5	0	25/5	MHz
2	CLK frequency at Identification Mode ²	0	400	0	400	kHz
За	Clock high time ¹ —10/30 cards	6/33	-	10/50	-	ns
3b	Clock low time ¹ —10/30 cards	15/75	-	10/50	-	ns
4a	Clock fall time ¹ —10/30 cards	-	10/50 (5.00) ³	-	10/50	ns
4b	Clock rise time ¹ —10/30 cards	_	14/67 (6.67) ³	-	10/50	ns
5a	Input hold time ³ —10/30 cards	10.3/10.3	-	9/9	_	ns
5b	Input setup time ³ —10/30 cards	10.3/10.3	-	9/9	_	ns
6a	Output hold time ³ —10/30 cards	5.7/5.7	-	5/5	-	ns
6b	Output setup time ³ —10/30 cards	5.7/5.7	-	5/5	-	ns
7	Output delay time ³	0	16	0	14	ns

Table 28. SDHC Bus Timing Parameter Table

4.10.1 Command Response Timing on MMC/SD Bus

The card identification and card operation conditions timing are processed in open-drain mode. The card response to the host command starts after exactly N_{ID} clock cycles. For the card address assignment, SET_RCA is also processed in the open-drain mode. The minimum delay between the host command and card response is NCR clock cycles as illustrated in Figure 48. The symbols for Figure 48 through Figure 52 are defined in Table 29.

Card Active		Host Active		
Symbol	Definition	Symbol	Definition	
Z	High impedance state	S	Start bit (0)	
D	Data bits	Т	Transmitter bit (Host = 1, Card = 0)	
*	Repetition	Р	One-cycle pull-up (1)	
CRC	Cyclic redundancy check bits (7 bits)	E	End bit (1)	

Table 29. State Signal Parameters for Figure 48 through Figure 52

MC9328MX1 Technical Data, Rev. 7

 $^{^{1}}$ C_L \leq 100 pF / 250 pF (10/30 cards)

 $^{^2}$ C_L \leq 250 pF (21 cards)

 $^{^3}$ C_L \leq 25 pF (1 card)






Figure 48. Timing Diagrams at Identification Mode

After a card receives its RCA, it switches to data transfer mode. As shown on the first diagram in Figure 49, SD_CMD lines in this mode are driven with push-pull drivers. The command is followed by a period of two \overline{Z} bits (allowing time for direction switching on the bus) and then by P bits pushed up by the responding card. The other two diagrams show the separating periods N_{RC} and N_{CC} .






Figure 49. Timing Diagrams at Data Transfer Mode

Figure 50 shows basic read operation timing. In a read operation, the sequence starts with a single block read command (which specifies the start address in the argument field). The response is sent on the SD_CMD lines as usual. Data transmission from the card starts after the access time delay N_{AC} , beginning from the last bit of the read command. If the system is in multiple block read mode, the card sends a continuous flow of data blocks with distance N_{AC} until the card sees a stop transmission command. The data stops two clock cycles after the end bit of the stop command.







Timing of multiple block read





Figure 50. Timing Diagrams at Data Read

Figure 51 shows the basic write operation timing. As with the read operation, after the card response, the data transfer starts after N_{WR} cycles. The data is suffixed with CRC check bits to allow the card to check for transmission errors. The card sends back the CRC check result as a CC status token on the data line. If there was a transmission error, the card sends a negative CRC status (101); otherwise, a positive CRC status (010) is returned. The card expects a continuous flow of data blocks if it is configured to multiple block mode, with the flow terminated by a stop transmission command.








Figure 51. Timing Diagrams at Data Write

The stop transmission command may occur when the card is in different states. Figure 52 shows the different scenarios on the bus.






Table 30. Timing Values for Figure 48 through Figure 52

Parameter	Symbol	Minimum	Maximum	Unit	
MMC/SD bus clock, CLK (All values are referred to minimum (VIH) and maximum (VIL)					
Command response cycle	NCR	2	64	Clock cycles	
Identification response cycle	NID	5	5	Clock cycles	
Access time delay cycle	NAC	2	TAAC + NSAC	Clock cycles	

MC9328MX1 Technical Data, Rev. 7



Table 30 Timing	Values for	iaure 48 through	Figure 52	(Continued)
Table 30. Timino	i values for r	laure 48 inrouan	Figure 52	(Continued)

Parameter	Symbol	Minimum	Maximum	Unit
Command read cycle	NRC	8	_	Clock cycles
Command-command cycle	NCC	8	_	Clock cycles
Command write cycle	NWR	2	_	Clock cycles
Stop transmission cycle	NST	2	2	Clock cycles

TAAC: Data read access time -1 defined in CSD register bit[119:112]

NSAC: Data read access time -2 in CLK cycles (NSAC·100) defined in CSD register bit[111:104]

4.10.2 SDIO-IRQ and ReadWait Service Handling

In SDIO, there is a 1-bit or 4-bit interrupt response from the SDIO peripheral card. In 1-bit mode, the interrupt response is simply that the SD_DAT[1] line is held low. The SD_DAT[1] line is not used as data in this mode. The memory controller generates an interrupt according to this low and the system interrupt continues until the source is removed (SD_DAT[1] returns to its high level).

In 4-bit mode, the interrupt is less simple. The interrupt triggers at a particular period called the "Interrupt Period" during the data access, and the controller must sample SD_DAT[1] during this short period to determine the IRQ status of the attached card. The interrupt period only happens at the boundary of each block (512 bytes).




Figure 53. SDIO IRQ Timing Diagram

ReadWait is another feature in SDIO that allows the user to submit commands during the data transfer. In this mode, the block temporarily pauses the data transfer operation counter and related status, yet keeps the clock running, and allows the user to submit commands as normal. After all commands are submitted, the user can switch back to the data transfer operation and all counter and status values are resumed as access continues.

MC9328MX1 Technical Data, Rev. 7







Figure 54. SDIO ReadWait Timing Diagram

4.11 Memory Stick Host Controller

The Memory Stick protocol requires three interface signal line connections for data transfers: MS_BS, MS_SDIO, and MS_SCLKO. Communication is always initiated by the MSHC and operates the bus in either four-state or two-state access mode.

The MS_BS signal classifies data on the SDIO into one of four states (BS0, BS1, BS2, or BS3) according to its attribute and transfer direction. BS0 is the INT transfer state, and during this state no packet transmissions occur. During the BS1, BS2, and BS3 states, packet communications are executed. The BS1, BS2, and BS3 states are regarded as one packet length and one communication transfer is always completed within one packet length (in four-state access mode).

The Memory Stick usually operates in four state access mode and in BS1, BS2, and BS3 bus states. When an error occurs during packet communication, the mode is shifted to two-state access mode, and the BS0 and BS1 bus states are automatically repeated to avoid a bus collision on the SDIO.








Figure 55. MSHC Signal Timing Diagram

Table 31. MSHC Signal Timing Parameter Table

Ref	Parameter	3.0 ±	l lm!t	
No.	Parameter	Minimum	Maximum	Unit
1	MS_SCLKI frequency	_	25	MHz
2	MS_SCLKI high pulse width	20	_	ns
3	MS_SCLKI low pulse width	20	_	ns
4	MS_SCLKI rise time	-	3	ns
5	MS_SCLKI fall time	-	3	ns
6	MS_SCLKO frequency ¹	-	25	MHz
7	MS_SCLKO high pulse width ¹	20	_	ns
8	MS_SCLKO low pulse width ¹	15	_	ns
9	MS_SCLKO rise time ¹	-	5	ns
10	MS_SCLKO fall time ¹	-	5	ns
11	MS_BS delay time ¹	_	3	ns

MC9328MX1 Technical Data, Rev. 7



Ref	Parameter	3.0 ±	Unit	
No.	raiametei	Minimum	Maximum	Oilit
12	MS_SDIO output delay time ^{1,2}	_	3	ns
13	MS_SDIO input setup time for MS_SCLKO rising edge (RED bit = 0) ³	18	_	ns
14	MS_SDIO input hold time for MS_SCLKO rising edge (RED bit = 0) ³	0	_	ns
15	MS_SDIO input setup time for MS_SCLKO falling edge (RED bit = 1) ⁴	23	_	ns
16	MS_SDIO input hold time for MS_SCLKO falling edge (RED bit = 1) ⁴	0	_	ns

Table 31. MSHC Signal Timing Parameter Table (Continued)

4.12 Pulse-Width Modulator

The PWM can be programmed to select one of two clock signals as its source frequency. The selected clock signal is passed through a divider and a prescaler before being input to the counter. The output is available at the pulse-width modulator output (PWMO) external pin. Its timing diagram is shown in Figure 56 and the parameters are listed in Table 32.




Figure 56. PWM Output Timing Diagram

Table 32. PWM Output Timing Parameter Table

Ref No.	Parameter	1.8 ± 0.1 V		3.0 ±	Unit	
nei No.	Falametei	Minimum	Maximum	Minimum	Maximum	Oilit
1	System CLK frequency ¹	0	87	0	100	MHz
2a	Clock high time ¹	3.3	-	5/10	_	ns
2b	Clock low time ¹	7.5	-	5/10	_	ns
3a	Clock fall time ¹	_	5	_	5/10	ns

MC9328MX1 Technical Data, Rev. 7

Loading capacitor condition is less than or equal to 30pF.

An external resistor (100 ~ 200 ohm) should be inserted in series to provide current control on the MS_SDIO pin, because of a possibility of signal conflict between the MS_SDIO pin and Memory Stick SDIO pin when the pin direction changes.

³ If the MSC2[RED] bit = 0, MSHC samples MS_SDIO input data at MS_SCLKO rising edge.

⁴ If the MSC2[RED] bit = 1, MSHC samples MS_SDIO input data at MS_SCLKO falling edge.



Table 32. PWM Output Timing Parameter Table (Continued)

Ref No.	Parameter	1.8 ± 0.1 V		3.0 ±	Unit	
Rei No.	raiametei	Minimum	Maximum	Minimum	Maximum	Oilit
3b	Clock rise time ¹	_	6.67	-	5/10	ns
4a	Output delay time ¹	5.7	_	5	-	ns
4b	Output setup time ¹	5.7	_	5	-	ns

 $^{^{1}}$ C_L of PWMO = 30 pF

4.13 SDRAM Controller

This section shows timing diagrams and parameters associated with the SDRAM (synchronous dynamic random access memory) Controller.




Figure 57. SDRAM Read Cycle Timing Diagram

MC9328MX1 Technical Data, Rev. 7



Table 33. SDRAM Read Timing Parameter Table

Ref	Dovometov	1.8 ±	0.1 V	3.0 ±	0.3 V	Unit
No.	Parameter	Minimum	Maximum	Minimum	Maximum	Onit
1	SDRAM clock high-level width	2.67	_	4	_	ns
2	SDRAM clock low-level width	6	_	4	_	ns
3	SDRAM clock cycle time	11.4	_	10	_	ns
3S	CS, RAS, CAS, WE, DQM setup time	3.42	_	3	_	ns
ЗН	CS, RAS, CAS, WE, DQM hold time	2.28	_	2	_	ns
48	Address setup time	3.42	_	3	_	ns
4H	Address hold time	2.28	_	2	_	ns
5	SDRAM access time (CL = 3)	_	6.84	_	6	ns
5	SDRAM access time (CL = 2)	_	6.84	_	6	ns
5	SDRAM access time (CL = 1)	_	22	_	22	ns
6	Data out hold time	2.85	_	2.5	_	ns
7	Data out high-impedance time (CL = 3)	_	6.84	_	6	ns
7	Data out high-impedance time (CL = 2)	_	6.84	_	6	ns
7	Data out high-impedance time (CL = 1)	_	22	_	22	ns
8	Active to read/write command period (RC = 1)	t _{RCD} 1	-	t _{RCD1}	-	ns

¹ t_{RCD} = SDRAM clock cycle time. This settings can be found in the *MC9328MX1 reference manual*.






Figure 58. SDRAM Write Cycle Timing Diagram

Table 34. SDRAM Write Timing Parameter Table

Ref No.	Parameter	1.8 ± 0.1 V		3.0 ± 0.3 V		Unit
TICI NO.	raidiletei	Minimum	Maximum	Minimum	Maximum	
1	SDRAM clock high-level width	2.67	_	4	_	ns
2	SDRAM clock low-level width	6	_	4	_	ns
3	SDRAM clock cycle time	11.4	_	10	_	ns
4	Address setup time	3.42	_	3	_	ns
5	Address hold time	2.28	_	2	_	ns
6	Precharge cycle period ¹	t _{RP} ²	ı	t _{RP2}	_	ns
7	Active to read/write command delay	t _{RCD2}	-	t _{RCD2}	_	ns
8	Data setup time	4.0	_	2	_	ns
9	Data hold time	2.28	_	2	_	ns

¹ Precharge cycle timing is included in the write timing diagram.

MC9328MX1 Technical Data, Rev. 7

 $^{^{2}}$ t_{RP} and t_{RCD} = SDRAM clock cycle time. These settings can be found in the *MC9328MX1 reference manual*.






Table 35. SDRAM Refresh Timing Parameter Table

Ref No.	Parameter	1.8 ± 0.1 V		3.0 ±	11	
	Parameter	Minimum	Maximum	Minimum	Maximum	Unit
1	SDRAM clock high-level width	2.67	_	4	_	ns
2	SDRAM clock low-level width	6	-	4	_	ns
3	SDRAM clock cycle time	11.4	_	10	_	ns
4	Address setup time	3.42	_	3	_	ns
5	Address hold time	2.28	_	2	_	ns
6	Precharge cycle period	t _{RP} 1	-	t _{RP1}	-	ns
7	Auto precharge command period	t _{RC1}	_	t _{RC1}	-	ns

 $^{^{1}}$ t_{RP} and t_{RC} = SDRAM clock cycle time. These settings can be found in the MC9328MX1 reference manual.

MC9328MX1 Technical Data, Rev. 7






Figure 60. SDRAM Self-Refresh Cycle Timing Diagram

4.14 USB Device Port

Four types of data transfer modes exist for the USB module: control transfers, bulk transfers, isochronous transfers, and interrupt transfers. From the perspective of the USB module, the interrupt transfer type is identical to the bulk data transfer mode, and no additional hardware is supplied to support it. This section covers the transfer modes and how they work from the ground up.

Data moves across the USB in packets. Groups of packets are combined to form data transfers. The same packet transfer mechanism applies to bulk, interrupt, and control transfers. Isochronous data is also moved in the form of packets, however, because isochronous pipes are given a fixed portion of the USB bandwidth at all times, there is no end-of-transfer.






Figure 61. USB Device Timing Diagram for Data Transfer to USB Transceiver (TX)

Table 36. USB Device Timing Parameters for Data Transfer to USB Transceiver (TX)

Ref No.	Parameter	3.0 ±	Unit	
	raiametei	Minimum	Maximum	Oille
1	t _{ROE_VPO} ; USBD_ROE active to USBD_VPO low	83.14	83.47	ns
2	t _{ROE_VMO} ; USBD_ROE active to USBD_VMO high	81.55	81.98	ns
3	t _{VPO_ROE} ; USBD_VPO high to USBD_ROE deactivated	83.54	83.80	ns
4	t _{VMO_ROE} ; USBD_VMO low to USBD_ROE deactivated (includes SE0)	248.90	249.13	ns
5	t _{FEOPT} ; SE0 interval of EOP	160.00	175.00	ns
6	t _{PERIOD} ; Data transfer rate	11.97	12.03	Mb/s







Figure 62. USB Device Timing Diagram for Data Transfer from USB Transceiver (RX)

Table 37. USB Device Timing Parameter Table for Data Transfer from USB Transceiver (RX)

Ref No.	Parameter	3.0 ±	Unit	
nei No.	raiametei	Minimum	Maximum	Oille
1	t _{FEOPR} ; Receiver SE0 interval of EOP	82	-	ns

I²C Module 4.15

The I²C communication protocol consists of seven elements: START, Data Source/Recipient, Data Direction, Slave Acknowledge, Data, Data Acknowledge, and STOP.



MC9328MX1 Technical Data, Rev. 7



Ref No.	Parameter	1.8 ±	1.8 ± 0.1 V		3.0 ± 0.3 V	
		Minimum	Maximum	Minimum	Maximum	Unit
1	Hold time (repeated) START condition	182	-	160	_	ns
2	Data hold time	0	171	0	150	ns
3	Data setup time	11.4	-	10	_	ns
4	HIGH period of the SCL clock	80	_	120	_	ns
5	LOW period of the SCL clock	480	-	320	-	ns
6	Setup time for STOP condition	182.4	-	160	-	ns

Table 38. I²C Bus Timing Parameter Table

4.16 Synchronous Serial Interface

The transmit and receive sections of the SSI can be synchronous or asynchronous. In synchronous mode, the transmitter and the receiver use a common clock and frame synchronization signal. In asynchronous mode, the transmitter and receiver each have their own clock and frame synchronization signals. Continuous or gated clock mode can be selected. In continuous mode, the clock runs continuously. In gated clock mode, the clock functions only during transmission. The internal and external clock timing diagrams are shown in Figure 65 through Figure 67.

Normal or network mode can also be selected. In normal mode, the SSI functions with one data word of I/O per frame. In network mode, a frame can contain between 2 and 32 data words. Network mode is typically used in star or ring-time division multiplex networks with other processors or codecs, allowing interface to time division multiplexed networks without additional logic. Use of the gated clock is not allowed in network mode. These distinctions result in the basic operating modes that allow the SSI to communicate with a wide variety of devices.




Figure 64. SSI Transmitter Internal Clock Timing Diagram

MC9328MX1 Technical Data, Rev. 7







Figure 65. SSI Receiver Internal Clock Timing Diagram



Note: SRXD Input in Synchronous mode only

Figure 66. SSI Transmitter External Clock Timing Diagram






Figure 67. SSI Receiver External Clock Timing Diagram

Table 39. SSI (Port C Primary Function) Timing Parameter Table

Ref No.	Parameter	1.8 ±	0.1 V	3.0 ±	0.3 V	Unit	
nei No.	Parameter	Minimum	Maximum	Minimum	Maximum	Offic	
	Internal Clock Operation ¹ (I	Port C Prima	ry Function ²)				
1	STCK/SRCK clock period ¹	95	_	83.3	_	ns	
2	STCK high to STFS (bl) high ³	1.5	4.5	1.3	3.9	ns	
3	SRCK high to SRFS (bl) high ³	-1.2	-1.7	-1.1	-1.5	ns	
4	STCK high to STFS (bl) low ³	2.5	4.3	2.2	3.8	ns	
5	SRCK high to SRFS (bl) low ³	0.1	-0.8	0.1	-0.8	ns	
6	STCK high to STFS (wl) high ³	1.48	4.45	1.3	3.9	ns	
7	SRCK high to SRFS (wl) high ³	-1.1	-1.5	-1.1	-1.5	ns	
8	STCK high to STFS (wl) low ³	2.51	4.33	2.2	3.8	ns	
9	SRCK high to SRFS (wl) low ³	0.1	-0.8	0.1	-0.8	ns	
10	STCK high to STXD valid from high impedance	14.25	15.73	12.5	13.8	ns	
11a	STCK high to STXD high	0.91	3.08	0.8	2.7	ns	
11b	STCK high to STXD low	0.57	3.19	0.5	2.8	ns	
12	STCK high to STXD high impedance	12.88	13.57	11.3	11.9	ns	
13	SRXD setup time before SRCK low	21.1	_	18.5	_	ns	
14	SRXD hold time after SRCK low	0	-	0	-	ns	
	External Clock Operation (Port C Primary Function ²)						
15	STCK/SRCK clock period ¹	92.8	_	81.4	_	ns	
16	STCK/SRCK clock high period	27.1	_	40.7	_	ns	
17	STCK/SRCK clock low period	61.1	_	40.7	_	ns	

MC9328MX1 Technical Data, Rev. 7



Table 39. SSI (Port C Primary Function) Timing Parameter Table (Continued)

Ref No.	Parameter	1.8 ±	0.1 V	3.0 ±	0.3 V	Unit
Hei No.	Parameter	Minimum	Maximum	Minimum	Maximum	Unit
18	STCK high to STFS (bl) high ³	_	92.8	0	81.4	ns
19	SRCK high to SRFS (bl) high ³	-	92.8	0	81.4	ns
20	STCK high to STFS (bl) low ³	-	92.8	0	81.4	ns
21	SRCK high to SRFS (bl) low ³	-	92.8	0	81.4	ns
22	STCK high to STFS (wl) high ³	-	92.8	0	81.4	ns
23	SRCK high to SRFS (wl) high ³	-	92.8	0	81.4	ns
24	STCK high to STFS (wl) low ³	-	92.8	0	81.4	ns
25	SRCK high to SRFS (wl) low ³	-	92.8	0	81.4	ns
26	STCK high to STXD valid from high impedance	18.01	28.16	15.8	24.7	ns
27a	STCK high to STXD high	8.98	8.98 18.13 7.0		15.9	ns
27b	STCK high to STXD low	9.12	18.24	8.0	16.0	ns
28	STCK high to STXD high impedance	18.47	28.5	16.2	25.0	ns
29	SRXD setup time before SRCK low	1.14	_	1.0	-	ns
30	SRXD hole time after SRCK low	0	_	0	_	ns
	Synchronous Internal Clock Opera	tion (Port C	Primary Fund	ction ²)		
31	SRXD setup before STCK falling	15.4	_	13.5	_	ns
32	SRXD hold after STCK falling	0	-	0	-	ns
	Synchronous External Clock Opera	tion (Port C	Primary Fun	ction ²)		
33	SRXD setup before STCK falling	1.14	_	1.0	_	ns
34	SRXD hold after STCK falling	0	_	0	_	ns

All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.

³ bl = bit length; wl = word length.

MC9328MX1 Technical Data, Rev. 7

There are 2 sets of I/O signals for the SSI module. They are from Port C primary function (pad 257 to pad 261) and Port B alternate function (pad 283 to pad 288). When SSI signals are configured as outputs, they can be viewed both at Port C primary function and Port B alternate function. When SSI signals are configured as input, the SSI module selects the input based on status of the FMCR register bits in the Clock controller module (CRM). By default, the input are selected from Port C primary function.



Table 40. SSI (Port B Alternate Function) Timing Parameter Table

Ref		1.8 ±	0.1 V	3.0 ±	0.3 V						
No.	Parameter	Minimum	Maximum	Minimum	Maximum	Unit					
	Internal Clock Operation ¹ (Port B Alternate Function ²)										
1	STCK/SRCK clock period ¹	95	_	83.3	_	ns					
2	STCK high to STFS (bl) high ³	1.7	4.8	1.5	4.2	ns					
3	SRCK high to SRFS (bl) high ³	-0.1	1.0	-0.1	1.0	ns					
4	STCK high to STFS (bl) low ³	3.08	5.24	2.7	4.6	ns					
5	SRCK high to SRFS (bl) low ³	1.25	2.28	1.1	2.0	ns					
6	STCK high to STFS (wl) high ³	1.71	4.79	1.5	4.2	ns					
7	SRCK high to SRFS (wl) high ³	-0.1	1.0	-0.1	1.0	ns					
8	STCK high to STFS (wl) low ³	3.08	5.24	2.7	4.6	ns					
9	SRCK high to SRFS (wl) low ³	1.25	2.28	1.1	2.0	ns					
10	STCK high to STXD valid from high impedance	14.93	16.19	13.1	14.2	ns					
11a	STCK high to STXD high	1.25	3.42	1.1	3.0	ns					
11b	STCK high to STXD low	2.51	3.99	2.2	3.5	ns					
12	STCK high to STXD high impedance	12.43	14.59	10.9	12.8	ns					
13	SRXD setup time before SRCK low	20	-	17.5	_	ns					
14	SRXD hold time after SRCK low	0	_	0	_	ns					
	External Clock Operat	ion (Port B Alt	ernate Functio	n ²)							
15	STCK/SRCK clock period ¹	92.8	_	81.4	_	ns					
16	STCK/SRCK clock high period	27.1	-	40.7	-	ns					
17	STCK/SRCK clock low period	61.1	-	40.7	-	ns					
18	STCK high to STFS (bl) high ³	_	92.8	0	81.4	ns					
19	SRCK high to SRFS (bl) high ³	_	92.8	0	81.4	ns					
20	STCK high to STFS (bl) low ³	_	92.8	0	81.4	ns					
21	SRCK high to SRFS (bl) low ³	_	92.8	0	81.4	ns					
22	STCK high to STFS (wl) high ³	_	92.8	0	81.4	ns					
23	SRCK high to SRFS (wl) high ³	_	92.8	0	81.4	ns					
24	STCK high to STFS (wl) low ³	_	92.8	0	81.4	ns					
25	SRCK high to SRFS (wl) low ³	_	92.8	0	81.4	ns					
26	STCK high to STXD valid from high impedance	18.9	29.07	16.6	25.5	ns					
27a	STCK high to STXD high	9.23	20.75	8.1	18.2	ns					
27b	STCK high to STXD low	10.60	21.32	9.3	18.7	ns					

MC9328MX1 Technical Data, Rev. 7



Table 40. SSI (Port B Alternate Function) Timing Parameter Table (Continued)

Ref	Parameter	1.8 ±	0.1 V	3.0 ±	Unit			
No.	Farameter	Minimum	Maximum	Minimum	Maximum	Oille		
28	STCK high to STXD high impedance	17.90	29.75	15.7	26.1	ns		
29	SRXD setup time before SRCK low	1.14	_	1.0	_	ns		
30	SRXD hold time after SRCK low	0	_	0	_	ns		
	Synchronous Internal Clock (Operation (Por	t B Alternate F	unction ²)				
31	SRXD setup before STCK falling	18.81	-	16.5	_	ns		
32	SRXD hold after STCK falling	0	_	0	-	ns		
	Synchronous External Clock Operation (Port B Alternate Function ²)							
33	33 SRXD setup before STCK falling		_	1.0	_	ns		
34	34 SRXD hold after STCK falling		_	0	-	ns		

All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.

Table 41. SSI 2 (Port C Alternate Function) Timing Parameter Table

Ref	Parameter	1.8V +	/- 0.10V	3.0V +	/- 0.30V	Unit
No.	Parameter	Minimum	Maximum	Minimum	Maximum	Unit
	Internal Clock Operati	ion ¹ (Port C A	ternate Function	on) ²		
1	1 STCK/SRCK clock period ¹		_	83.3	_	ns
2	STCK high to STFS (bl) high ³	1.7	4.8	1.5	4.2	ns
3	SRCK high to SRFS (bl) high ³	-0.1	1.0	-0.1	1.0	ns
4	STCK high to STFS (bl) low ³	3.08	5.24	2.7	4.6	ns
5	SRCK high to SRFS (bl) low ³	1.25	2.28	1.1	2.0	ns
6	STCK high to STFS (wl) high ³	1.71	4.79	1.5	4.2	ns
7	SRCK high to SRFS (wl) high ³	-0.1	1.0	-0.1	1.0	ns
8	STCK high to STFS (wl) low ³	3.08	5.24	2.7	4.6	ns
9	SRCK high to SRFS (wl) low ³	1.25	2.28	1.1	2.0	ns
10	STCK high to STXD valid from high impedance	14.93	16.19	13.1	14.2	ns
11a	STCK high to STXD high	1.25	3.42	1.1	3.0	ns

MC9328MX1 Technical Data, Rev. 7

² There are 2 set of I/O signals for the SSI module. They are from Port C primary function (pad 257 to pad 261) and Port B alternate function (pad 283 to pad 288). When SSI signals are configured as outputs, they can be viewed both at Port C primary function and Port B alternate function. When SSI signals are configured as inputs, the SSI module selects the input based on FMCR register bits in the Clock controller module (CRM). By default, the input are selected from Port C primary function.

bl = bit length; wl = word length.



Table 41. SSI 2 (Port C Alternate Function) Timing Parameter Table (Continued)

Ref	Dovernator	1.8V +	/- 0.10V	3.0V +	3.0V +/- 0.30V			
No.	Parameter	Minimum	Maximum	Minimum	Maximum	Unit		
11b	STCK high to STXD low	2.51	3.99	2.2	3.5	ns		
12	STCK high to STXD high impedance	12.43	14.59	10.9	12.8	ns		
13	SRXD setup time before SRCK low	20	_	17.5	_	ns		
14	SRXD hold time after SRCK low	0	_	0	_	ns		
	External Clock Opera	tion (Port C A	ternate Functi	on) ²				
15	STCK/SRCK clock period ¹	92.8	_	81.4	_	ns		
16	STCK/SRCK clock high period	27.1	-	40.7	_	ns		
17	STCK/SRCK clock low period	61.1	_	40.7	_	ns		
18	STCK high to STFS (bl) high ³	_	92.8	0	81.4	ns		
19	SRCK high to SRFS (bl) high ³	_	92.8	0	81.4	ns		
20	STCK high to STFS (bl) low ³	_	92.8	0	81.4	ns		
21	SRCK high to SRFS (bl) low ³	_	92.8	0	81.4	ns		
22	STCK high to STFS (wl) high ³	_	92.8	0	81.4	ns		
23	SRCK high to SRFS (wl) high ³	_	92.8	0	81.4	ns		
24	STCK high to STFS (wl) low ³	-	92.8	0	81.4	ns		
25	SRCK high to SRFS (wl) low ³	-	92.8	0	81.4	ns		
26	STCK high to STXD valid from high impedance	18.9	29.07	16.6	25.5	ns		
27a	STCK high to STXD high	9.23	20.75	8.1	18.2	ns		
27b	STCK high to STXD low	10.60	21.32	9.3	18.7	ns		
28	STCK high to STXD high impedance	17.90	29.75	15.7	26.1	ns		
29	SRXD setup time before SRCK low	1.14	-	1.0	_	ns		
30	SRXD hole time after SRCK low	0	_	0	_	ns		
	Synchronous Internal Clock	Operation (Po	ort C Alternate	Function) ²				
31	SRXD setup before STCK falling	18.81	_	16.5	_	ns		
32	SRXD hold after STCK falling	0	-	0	-	ns		
	Synchronous External Clock	Operation (P	ort C Alternate	Function) ²	1	ı		
33	SRXD setup before STCK falling	1.14	_	1.0	_	ns		
34	SRXD hold after STCK falling	0	_	0	_	ns		
	I.	l .	l .	1	1			

All the timings for both SSI modules are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.

MC9328MX1 Technical Data, Rev. 7



- ² There is one set of I/O signals for the SSI2 module. They are from Port C alternate function (PC19 PC24). When SSI signals are configured as outputs, they can be viewed at Port C alternate function a. When SSI signals are configured as inputs, the SSI module selects the input based on FMCR register bits in the Clock controller module (CRM). By default, the input is selected from Port C alternate function.
- ³ bl = bit length; wl = word length

4.17 CMOS Sensor Interface

The CMOS Sensor Interface (CSI) module consists of a control register to configure the interface timing, a control register for statistic data generation, a status register, interface logic, a 32×32 image data receive FIFO, and a 16×32 statistic data FIFO.

4.17.1 Gated Clock Mode

Figure 68 shows the timing diagram when the CMOS sensor output data is configured for negative edge and the CSI is programmed to received data on the positive edge. Figure 69 shows the timing diagram when the CMOS sensor output data is configured for positive edge and the CSI is programmed to received data in negative edge. The parameters for the timing diagrams are listed in Table 42.




Figure 68. Sensor Output Data on Pixel Clock Falling Edge CSI Latches Data on Pixel Clock Rising Edge






Figure 69. Sensor Output Data on Pixel Clock Rising Edge CSI Latches Data on Pixel Clock Falling Edge

Table 42. Gated Clock Mode Timing Parameters

Ref No.	Parameter	Min	Max	Unit
1	csi_vsync to csi_hsync	180	-	ns
2	csi_hsync to csi_pixclk	1	_	ns
3	csi_d setup time	1	_	ns
4	csi_d hold time	1	_	ns
5	csi_pixclk high time	10.42	-	ns
6	csi_pixclk low time	10.42	-	ns
7	csi_pixclk frequency	0	48	MHz

The limitation on pixel clock rise time / fall time are not specified. It should be calculated from the hold time and setup time, according to:

Rising-edge latch data

max rise time allowed = (positive duty cycle - hold time)
max fall time allowed = (negative duty cycle - setup time)

In most of case, duty cycle is 50 / 50, therefore

max rise time = (period / 2 - hold time) max fall time = (period / 2 - setup time)

For example: Given pixel clock period = 10ns, duty cycle = 50 / 50, hold time = 1ns, setup time = 1ns.

positive duty cycle = 10 / 2 = 5ns => max rise time allowed = 5 - 1 = 4ns negative duty cycle = 10 / 2 = 5ns => max fall time allowed = 5 - 1 = 4ns

MC9328MX1 Technical Data, Rev. 7



Falling-edge latch data

max fall time allowed = (negative duty cycle - hold time) max rise time allowed = (positive duty cycle - setup time)

4.17.2 Non-Gated Clock Mode

Figure 70 shows the timing diagram when the CMOS sensor output data is configured for negative edge and the CSI is programmed to received data on the positive edge. Figure 71 shows the timing diagram when the CMOS sensor output data is configured for positive edge and the CSI is programmed to received data in negative edge. The parameters for the timing diagrams are listed in Table 43.




Figure 70. Sensor Output Data on Pixel Clock Falling Edge CSI Latches Data on Pixel Clock Rising Edge




Figure 71. Sensor Output Data on Pixel Clock Rising Edge CSI Latches Data on Pixel Clock Falling Edge

Table 43. Non-Gated Clock Mode Parameters

Ref No.	Parameter	Min	Max	Unit
1	csi_vsync to csi_pixclk	180	_	ns
2	csi_d setup time	1	-	ns

MC9328MX1 Technical Data, Rev. 7



Table 43. Non-Gated Clock Mode Parameters (Continued)

Ref No.	Parameter	Min	Max	Unit
3	csi_d hold time	1	_	ns
4	csi_pixclk high time	10.42	_	ns
5	csi_pixclk low time	10.42	_	ns
6	csi_pixclk frequency	0	48	MHz

The limitation on pixel clock rise time / fall time are not specified. It should be calculated from the hold time and setup time, according to:

max rise time allowed = (positive duty cycle - hold time)
max fall time allowed = (negative duty cycle - setup time)

In most of case, duty cycle is 50 / 50, therefore:

max rise time = (period / 2 - hold time) max fall time = (period / 2 - setup time)

For example: Given pixel clock period = 10ns, duty cycle = 50 / 50, hold time = 1ns, setup time = 1ns.

positive duty cycle = 10 / 2 = 5ns

 \Rightarrow max rise time allowed = 5 - 1 = 4ns

negative duty cycle = 10 / 2 = 5ns

=> max fall time allowed = 5 - 1 = 4ns

Falling-edge latch data

max fall time allowed = (negative duty cycle - hold time)

max rise time allowed = (positive duty cycle - setup time)

Pin-Out and Package Information

Table 44 illustrates the package pin assignments for the 256-pin MAPBGA package. For a complete listing of signals, see the Signal Multiplexing Table 3 on page 11.

Table 44. i.MX1 256 MAPBGA Pin Assignments

	٧	В	ပ	٥	ш	ш	g	I	7	×	_	Σ	z	۵	Œ	-	
16	N.C.	N.C.	R1B	R2B	R2A	SPL_SPR	LD1	FD3	QVSS	LD15	CSI_D3	CSI_D5	IDT	XTAL32K	EXTAL32K	QVSS	16
15	МID	NIO	VSS	R1A	PX2	LSCLK	FLM/ VSYNC	607	QVDD3	TMR2OUT	CSI_D2	CSI_D6	SWL	I2C_SDA	QVDD2	XTAL16M	15
14	RVP	RVM	AVDD2 ¹	N.O.	PY2	PX1	LP/ HSYNC	FD5	LD11	LD14	CSI_D1	CSI_VSYNC	CSI_D7	I2C_SCL	<u>OGT</u>	EXTAL16M	14
13	QVDD4	QVSS	N.C.	N.C.	Ö.	PY1	ACD/OE	LD4	8G7	LD13	CSI_D0	CSI_	CSI_ PIXCLK	TRST	B00T1	TRISTATE	13
12	втз	ВТ	BTRFVDD	N.O.	N.O.	REV	CONTRAST	TD5	LD7	LD12	CSI_MCLK	CSI_D4	BOOT2	ВООТО	POR	AVDD1	12
11	BT5	BT7	BT8	BT6	BT4	BT2	CLS	PD0	PDP	LD10	PWMO	BIG_ ENDIAN	RESET_ OUT	воотз	SDCKE0	СГКО	11
10	NVDD3	BT11	BTRFGND	BT13	BT12	BT10	BT9	PS	SSAN	NVDD2	NIT	RESET_IN	RESET_SF2	SDCKE1	DQM0	SDWE	10
6	UART1_ RXD	SPI1_ SCLK	UART1_ TXD	SPI1_ SPI_RDY	SPI1_SS	SPI1_ MISO	SPI1_ MOSI	QVDD1	NVSS	NVDD2	TCK	RAS	DQM1	DQM3	D0	DQM2	9
8	UART1_ RTS	SSI_TXCLK	SSI_ RXFS	SSI_RXDAT	SSI_TXDAT	SSI_TXFS	UART1_ CTS	QVSS	NVDD1	NVDD1	CAS	MA10	D1	D3	BCLK ³	MA11	8
2	SSAN	SSI_RXCLK	UART2_ RXD	USBD_ VMO	UART2_ RTS	UART2_ TXD	SIM_CLK	SSAN	SSAN	SSAN	NVSS	RW	PA17	D2	LBA	<u>0S0</u>	7
9	NVDD4	USBD_VP	UART2_ CTS	USBD_ VPO	USBD_VM	SIM_RST	SIM_RX	NVDD1	NVDD1	NVSS	NVDD1	NVSS	D4	ECB	D5	CS1	9
5	USBD_ AFE	USBD_ ROE	USBD_ RCV	USBD_ SUSPND	SD_DAT2	A16	D21	NVDD1	NVDD1	NVDD1	D14	SDCLK	AO	9Q	BQ	<u>CS2</u>	5
4	NVSS	SIM_TX	SIM_PD	SIM_SVEN	D26	A19	D23	D20	D19	D17	D15	A6	D7	<u>CS3</u>	CS4	CS5	4
3	SD_CLK	SD_CMD	SD_DAT0	D29	D28	D25	D24	A14	D18	6A	D13	D11	D10	EB0	A1	흥	3
2	SD_DAT3	SD_DAT1	D31	D30	A21	D27	A17	D22	A11	D16	A7	D12	EB1	6Q	EB3	A2	2
1	NVSS	A24	A23	A22	A20	A18	A15	A13	A12	A10	A8	A5	A4	A3	<u>EB2</u>	NVSS	-
	۷	æ	ပ	۵	ш	ш	g	I	7	¥	_	Σ	z	۵	Œ	-	

ASP signals are clamped by AVDD2 to prevent ESD (Electrostatic Discharge) damage. AVDD2 must be greater than QVDD to keep diodes reversed-biased. This signal is not used and should be floated in an actual application.

96

Downloaded from Arrow.com.


S

³ burst clock



5.1 MAPBGA 256 Package Dimensions

Figure 72 illustrates the 256 MAPBGA 14 mm \times 14 mm \times 1.30 mm package, with an 0.8 mm pad pitch. The device designator for the MAPBGA package is VH.



NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2.INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14 5M-1994.
- 3.MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.
- 4. DATUM A, THE SEATING PLANE IS DEFINED BY SPHERICAL CROWNS OF THE SOLDER BALLS.

Figure 72. i.MXL 256 MAPBGA Mechanical Drawing

MC9328MX1 Technical Data, Rev. 7



6 Product Documentation

6.1 Revision History

Table 45 provides revision history for this release. This history includes technical content revisions only and not stylistic or grammatical changes.

Table 45. i.MX1 Data Sheet Revision History Rev. 7

Location	Revision
Table 1 on page 3 Signal Names and Descriptions	Added the DMA_REQ signal to table. Corrected signal name from USBD_OE to USBD_ROE Corrected signal names From: C10 BTRFGN, To: BTRFGND From: G6 SIM_RST, To: SIM_RX From: G7 UART2_TXD, To: SIM_CLK
Table 3 on page 11 Signal Multiplex Table i.MX1	Added Signal Multiplex table from Reference Manual with the following changes: • Changed I/O Supply Voltage, PB31–14, from NVDD3 to NVDD4 • Corrected footnotes 1–5. • Changed AVDD2 references to QVDD, except for C14. Added footnote regarding ESD. • Changed occurrence of SD_SCLK to SD_CLK. • Removed 69K pull-up resistor from EB1, EB2, and added to D9
Table 10 on page 26	Changed first and second parameters descriptions: From: Reference Clock freq range, To: DPLL input clock freq range From: Double clock freq range, To: DPLL output freq range
Table 3 on page 11	Added Signal Multiplex table.

6.2 Reference Documents

The following documents are required for a complete description of the MC9328MX1 and are necessary to design properly with the device. Especially for those not familiar with the ARM920T processor or previous i.MX processor products, the following documents are helpful when used in conjunction with this document.

ARM Architecture Reference Manual (ARM Ltd., order number ARM DDI 0100)

ARM9DT1 Data Sheet Manual (ARM Ltd., order number ARM DDI 0029)

ARM Technical Reference Manual (ARM Ltd., order number ARM DDI 0151C)

EMT9 Technical Reference Manual (ARM Ltd., order number DDI O157E)

MC9328MX1 Product Brief (order number MC9328MX1P)

MC9328MX1 Reference Manual (order number MC9328MX1RM)

The Freescale manuals are available on the Freescale Semiconductors Web site at http://www.freescale.com/imx. These documents may be downloaded directly from the Freescale Web site, or printed versions may be ordered. The ARM Ltd. documentation is available from http://www.arm.com.

MC9328MX1 Technical Data, Rev. 7



NOTES

MC9328MX1 Technical Data, Rev. 7



How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-521-6274 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. ARM and the ARM POWERED logo are the registered trademarks of ARM Limited. ARM9, ARM920T, and ARM9TDMI are the trademarks of ARM Limited. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2006. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.



Document Number: MC9328MX1 Rev. 7

12/2006