

PIN ASSIGNMENT





$V_{DD} = Pin 16$
$V_{SS} = Pin 8$
$V_{EE} = Pin 7$

Control	ON				
0	W0 X0 Y0 Z0				
1	W1 X1 Y1 Z1				

NOTE: Control Input referenced to V_{SS}, Analog Inputs and Outputs reference to V_{EE}. V_{EE} must be \leq V_{SS}.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14551BCP	PDIP-16	
MC14551BCPG	PDIP-16 (Pb-Free)	25 Units / Rail
MC14551BD	SOIC-16	
MC14551BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14551BDR2	SOIC-16	
MC14551BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14551BF	SOEIAJ-16	
MC14551BFG	SOEIAJ-16 (Pb-Free)	50 Units / Rail

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS

				- 5	5°C		25°C		12	5°C	
Characteristic	V _{DD}	Test Conditions	Symbol	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS	Voltage	es Referenced to V _{EE})									
Power Supply Voltage Range	_	$V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$	V _{DD}	3.0	18	3.0	_	18	3.0	18	V
Quiescent Current Per Package	5.0 10 15	$ \begin{array}{l} \text{Control Inputs: V}_{\text{in}} = \\ \text{V}_{\text{SS}} \text{ or V}_{\text{DD}}, \\ \text{Switch I/O: V}_{\text{EE}} \leq \text{V}_{\text{I/O}} \\ \leq \text{V}_{\text{DD}}, \text{ and } \Delta \text{V}_{\text{switch}} \leq \\ \text{500 mV (Note 3)} \end{array} $	I _{DD}		5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μА
Total Supply Current (Dynamic Plus Quiescent, Per Package)	5.0 10 15	T _A = 25°C only (The channel component, (V _{in} – V _{out})/R _{on} , is not included.)	I _{D(AV)}			Typical	(0.07 μΑ/ (0.20 μΑ/ (0.36 μΑ/	kHz) f +	I_{DD}		μΑ
CONTROL INPUT (Voltages	Refere	nced to V _{SS})									
Low-Level Input Voltage	5.0 10 15	R _{on} = per spec, I _{off} = per spec	V _{IL}	- - -	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	V
High-Level Input Voltage	5.0 10 15	R _{on} = per spec, I _{off} = per spec	V _{IH}	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	V
Input Leakage Current	15	V _{in} = 0 or V _{DD}	I _{in}	-	±0.1	-	±0.00001	±0.1	-	±1.0	μΑ
Input Capacitance	-		C _{in}	-	_	-	5.0	7.5	-	-	pF
SWITCHES IN/OUT AND CO	OMMO	NS OUT/IN — W, X, Y, Z (Voltages R	eferenc	ed to V	EE)					
Recommended Peak-to- Peak Voltage Into or Out of the Switch	_	Channel On or Off	V _{I/O}	0	V _{DD}	0	-	V _{DD}	0	V _{DD}	V _{p-p}
Recommended Static or Dynamic Voltage Across the Switch (Note 3) (Figure 3)	-	Channel On	ΔV_{switch}	0	600	0	-	600	0	300	mV
Output Offset Voltage	-	V _{in} = 0 V, No Load	V _{OO}	-	_	-	10	-	-	-	μV
ON Resistance	5.0 10 15	$\begin{array}{l} \Delta V_{switch} \leq 500 \text{ mV} \\ \text{(Note 3),} \\ V_{in} = V_{IL} \text{ or } V_{IH} \\ \text{(Control), and } V_{in} = 0 \text{ to} \\ V_{DD} \text{ (Switch)} \end{array}$	R _{on}	-	800 400 220		250 120 80	1050 500 280		1200 520 300	Ω
ΔON Resistance Between Any Two Channels in the Same Package	5.0 10 15		ΔR_{on}	- - -	70 50 45	- - -	25 10 10	70 50 45	- - -	135 95 65	Ω
Off-Channel Leakage Current (Figure 8)	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	l _{off}	-	±100	-	±0.05	±100	-	±1000	nA
Capacitance, Switch I/O	-	Switch Off	C _{I/O}	-	_	-	10	-	-	-	pF
Capacitance, Common O/I	_		C _{O/I}	_	-	-	17	_	-	-	pF
Capacitance, Feedthrough (Channel Off)	- -	Pins Not Adjacent Pins Adjacent	C _{I/O}	_ _	- -	_ _	0.15 0.47	- -	_ _	_ _	pF

Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

For voltage drops across the switch (\(\Delta V_{\text{switch}} \)) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS (C_L = 50 pF, T_A = 25°C, $V_{EE} \leq V_{SS}$)

Characteristic	Symbol	V _{DD} – V _{EE} Vdc	Min	Typ (Note 4)	Max	Unit
Propagation Delay Times Switch Input to Switch Output (R_L = 10 k Ω) t_{PLH} , t_{PHL} = (0.17 ns/pF) C_L + 26.5 ns t_{PLH} , t_{PHL} = (0.08 ns/pF) C_L + 11 ns t_{PLH} , t_{PHL} = (0.06 ns/pF) C_L + 9.0 ns	t _{PLH} , t _{PHL}	5.0 10 15	-	35 15 12	90 40 30	ns
Control Input to Output (R _L = 10 k Ω) V _{EE} = V _{SS} (Figure 4)	t _{PLH} , t _{PHL}	5.0 10 15	-	350 140 100	875 350 250	ns
Second Harmonic Distortion $R_L = 10 \text{ k}\Omega$, $f = 1 \text{ kHz}$, $V_{in} = 5 \text{ V}_{p-p}$	-	10	-	0.07	-	%
Bandwidth (Figure 5) $R_L = 1 \text{ k}\Omega, \text{ V}_{\text{in}} = 1/2 \text{ (V}_{\text{DD}} - \text{V}_{\text{EE}})_{p-p}, \\ 20 \text{ Log (V}_{\text{out}}/\text{V}_{\text{in}}) = -3 \text{ dB, C}_L = 50 \text{ pF}$	BW	10	-	17	-	MHz
Off Channel Feedthrough Attenuation, Figure 5 $R_L = 1 \text{ k}\Omega$, $V_{in} = 1/2 \text{ (V}_{DD} - V_{EE})_{p-p}$, $f_{in} = 55 \text{ MHz}$	-	10	-	- 50	-	dB
Channel Separation (Figure 6) $R_L = 1 \text{ k}\Omega, \text{ V}_{in} = 1/2 \text{ (V}_{DD} - \text{V}_{EE})_{p-p}, f_{in} = 3 \text{ MHz}$	-	10	-	- 50	-	dB
Crosstalk, Control Input to Common O/I, Figure 7 R1 = 1 k Ω , R _L = 10 k Ω , Control t _r = t _f = 20 ns	-	10	ı	75	ı	mV

^{4.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Switch Circuit Schematic




Figure 2. MC14551B Functional Diagram

TEST CIRCUITS




Figure 3. ΔV Across Switch




Figure 4. Propagation Delay Times, Control to Output

Control input used to turn ON or OFF the switch under test.




Figure 5. Bandwidth and Off-Channel Feedthrough Attenuation




Figure 6. Channel Separation (Adjacent Channels Used for Setup)




Figure 7. Crosstalk, Control Input to Common O/I




Figure 8. Off Channel Leakage




Figure 9. Channel Resistance (R_{ON}) Test Circuit

TYPICAL RESISTANCE CHARACTERISTICS




Figure 10. V_{DD} @ 7.5 V, V_{EE} @ – 7.5 V




Figure 11. V_{DD} @ 5.0 V, V_{EE} @ – 5.0 V




Figure 12. $V_{DD}\ @$ 2.5 V, $V_{EE}\ @$ – 2.5 V




Figure 13. Comparison at 25 $^{\circ}$ C, V_{DD} @ – V_{EE}

APPLICATIONS INFORMATION

Figure A illustrates use of the on–chip level converter detailed in Figure 2. The 0–to–5.0 V Digital Control signal is used to directly control a 9 V_{p-p} analog signal.


The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, $V_{DD} = +5.0 \text{ V} = \text{logic}$ high at the control inputs; $V_{SS} = \text{GND} = 0 \text{ V} = \text{logic}$ low.

The maximum analog signal level is determined by V_{DD} and V_{EE} . The V_{DD} voltage determines the maximum recommended peak above V_{SS} . The V_{EE} voltage determines the maximum swing below V_{SS} . For the example, $V_{DD} - V_{SS} = 5.0 \text{ V}$ maximum swing above V_{SS} ; $V_{SS} - V_{EE} = 5.0 \text{ V}$ maximum swing below V_{SS} . The example shows a $\pm 4.5 \text{ V}$

signal which allows a 1/2 V margin at each peak. If voltage transients above V_{DD} and/or below V_{EE} are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between V_{DD} and V_{EE} is 18 V. Most parameters are specified up to 15 V which is the recommended maximum difference between V_{DD} and V_{EE} .

Balanced supplies are not required. However, V_{SS} must be greater than or equal to V_{EE} . For example, V_{DD} = + 10 V, V_{SS} = + 5.0 V, and V_{EE} = - 3.0 V is acceptable. See the table below.







Figure B. External Schottky or Germanium Clipping Diodes

POSSIBLE SUPPLY CONNECTIONS

V _{DD} In Volts	V _{SS} In Volts	V _{EE} In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+ 8	0	-8	+ 8/0	$+ 8 \text{ to} - 8 = 16 \text{ V}_{p-p}$
+ 5	0	- 12	+ 5/0	+ 5 to - 12 = 17 V _{p-p}
+ 5	0	0	+ 5/0	+ 5 to 0 = 5 V _{p-p}
+ 5	0	- 5	+ 5/0	$+ 5 \text{ to } - 5 = 10 \text{ V}_{p-p}$
+ 10		- 5	+ 10/ + 5	+ 10 to - 5 = 15 V _{p-p}

PACKAGE DIMENSIONS

PDIP-16 CASE 648-08 **ISSUE T**



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54	BSC
Н	0.050	BSC	1.27	BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
М	0°	10 °	0°	10 °
S	0.020	0.040	0.51	1.01

SOIC-16 **D SUFFIX** CASE 751B-05 **ISSUE J**



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)


- PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

PACKAGE DIMENSIONS

SOEIAJ-16 CASE 966-01 **ISSUE A**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- B. DIMENSIONS D AND E DO NOT INCLUDE
 MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

 THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
 TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION.
 DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE
 BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

MILLIN	IETERS	INC	HES
MIN	MAX	MIN	MAX
	2.05		0.081
0.05	0.20	0.002	0.008
0.35	0.50	0.014	0.020
0.10	0.20	0.007	0.011
9.90	10.50	0.390	0.413
5.10	5.45	0.201	0.215
1.27	BSC	0.050 BSC	
7.40	8.20	0.291	0.323
0.50	0.85	0.020	0.033
1.10	1.50	0.043	0.059
0 °	10 °	0 °	10°
0.70	0.90	0.028	0.035
	0.78		0.031
	MIN 0.05 0.35 0.10 9.90 5.10 1.27 7.40 0.50 1.10 0 °	2.05 0.05 0.20 0.35 0.50 0.10 0.20 9.90 10.50 5.10 5.45 1.27 BSC 7.40 8.20 0.50 0.85 1.10 1.50 0 0 10 0	MIN MAX MIN 2.05 0.05 0.20 0.002 0.35 0.50 0.014 0.10 0.20 0.007 9.90 10.50 0.390 5.10 5.45 0.201 1.27 BSC 0.050 7.40 8.20 0.291 0.50 0.85 0.020 1.10 1.50 0.043 0° 10° 0° 0.70 0.90 0.028

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative