32-bit Microcontrollers FR Family FR60 MB91470/480 Series

MB91482/486/487/F475/F478/F479/F482/F486/ MB91F487/FV470

■ DESCRIPTION

The MB91470/480 series is Fujitsu semiconductor's general-purpose 32-bit RISC microcontroller, which is designed for embedded control applications that require high-speed processing performance.

This series uses the FR60 CPU, which is compatible with the FR* family of CPUs.

*: FR, the abbreviation of FUJITSU RISC controller, is a line of products of Fujitsu Semiconductor Limited.

■ FEATURES

- FR60 CPU
 - 32-bit RISC, load/store architecture, five-stage pipeline
 - Operating frequency of 80 MHz (PLL clock multiplied)
 - 16-bit fixed-length instructions (basic instructions)
 - Instruction execution speed : one instruction per cycle
 - Memory-to-memory transfer, bit processing, barrel shift instructions, etc.: instructions suitable for embedded applications
 - Function entry and exit instructions, multi load/store instructions of register contents: instructions compatible with C language.
 - Register interlock function to facilitate assembly-language coding
 - Built-in multiplier/instruction-level support
 - Signed 32-bit multiplication : 5 cycles
 - Signed 16-bit multiplication : 3 cycles
 - Interrupts (save PC and PS) : 6 cycles, 16 priority levels
 - Harvard architecture allowing program access and data access to be executed simultaneously
 - · Instructions compatible with the FR family

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the "Customer Design Review Supplement" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/



- Built-in Peripheral functions
 - · Combinations of built-in Flash/ROM and RAM capacities

	MB91470	series	MB91480 series 100 pins			
	144 pi	ns				
	Flash memory product	MASK ROM product	Flash memory product	MASK ROM product		
256 Kbytes/16 Kbytes	MB91F475	_	MB91F482	MB91482		
384 Kbytes/24 Kbytes	MB91F478	_	MB91F486	MB91486		
512 Kbytes/32 Kbytes	MB91F479	_	MB91F487	MB91487		

- I/O ports
- NMI (Non Maskable Interrupt)
- External interrupts
- Bit search module (for REALOS*)
 Function to search for the position of the first bit that has changed from 1 to 0 in a word starting from the MSB
- 16-bit reload timers
- Timing generator
- 8/16-bit PPG timers
- Multi-function timer
 - 16-bit free-run timer
 - Input capture (Linked to free-run timer)
 - Output compare (Linked to free-run timer)
 - A/D start up compare (Linked to free-run timer)
 - Wave form generator

Various wave forms are generated by using output compare output, 16-bit PPG timer and 16-bit dead timer.

• Base timer

Only one timer function can be selected from the 16-bit PWM timer, 16-bit PPG timer, 16/32-bit reload timer, and 16/32-bit PWC timer.

- 8/16-bit up/down counter
- Multi-function serial interface
 - Full-duplex double buffer
 - With 16-byte FIFO
 - Asynchronous (start-stop synchronization) communication, clock synchronous communication, I²C standard mode (Max 100 kbps), I²C high-speed mode (selectable various modes at maximum of 400 kbps)
 - Selectable parity On/Off
 - Each channel has built-in baud rate generator
 - · Error detection function for parity, frame and overrun errors
 - External clock can be used as transfer clock
 - With I²C function
- 8/10-bit A/D Converter (Successive comparison type)
 - Resolution : 8-bit or 10-bit resolution selectable
 - Conversion time : 1.2 μs (minimum conversion time for 33 MHz peripheral clock (CLKP))

1.2 μs (minimum conversion time for 40 MHz peripheral clock (CLKP))

(Continued)

• 12-bit A/D Converter (successive approximation type)

• Resolution : 12 bits

 \bullet Conversion Time $\,:\,$ 2.0 μs (minimum conversion time for 33 MHz peripheral clock (CLKP))

2.2 µs (minimum conversion time for 40 MHz peripheral clock (CLKP))

- Differential input mode is available.
- Clock monitor
 - Peripheral clock (CLKP) divided by 2/4/8/16/32/64/128/256 can be output.
- Multiplication and Addition Calculator

RAM: Instruction RAM (I-RAM)
 Factor RAM (X-RAM)
 Variable RAM (Y-RAM)
 64 × 32-bit
 64 × 32-bit

- High-speed multiplication and addition (seven-stage pipeline processing)
- Product addition (32-bit × 32-bit + 72-bit)
- Operation result is extracted rounded from 72 bits to 32 bits or 72-bit result data reading.
- DMAC (DMA Controller)
 - Transfers can be started by software or by interrupts from the built-in peripherals.
- Wild register
 - Instructions or data located at a target address can be replaced (in the built-in Flash/ROM area only) .

External bus interface

- Maximum operating frequency of 40 MHz
- 16-bit address full output (64 Kbytes space) capability
- 8/16-bit data output
- Use of unused data/address pins as general-purpose I/O ports
- Totally independent 3-area chip select outputs that can be set at minimum of 64 Kbytes.
- Support of interface for various memory (SRAM, ROM/Flash)
- Basic bus cycle: 2 cycles
- Automatic wait cycle generator that can be programmed for each area and can insert waits
- External wait cycle using RDY input

Other Features

- · Watchdog timer
- · Low-power consumption modes
 - Sleep/stop function
- CMOS technologies : 0.18 μm
- Power supply : Single power supply (Vcc = 4.0 V to 5.5 V)

^{*:} REALOS is a trademark of Fujitsu Semiconductor Limited, Japan.

■ PRODUCT LINEUP

Downloaded from Arrow.com.

Characteris-	MB91470/480 series common EVA	М	B91470 seri	es	MB91480 series			
tics	MB91FV470	MB91F475	MB91F478	MB91F479	MB91F487 MB91487	MB91F486 MB91486	MB91F482 MB91482	
Pin number	224 pins		144 pins			100 pins		
Built-in Flash/ ROM capacity	512 Kbytes (Flash)	256 Kbytes 384 Kbytes 512 Kby (Flash) (Flash)			512 Kbytes (Flash/ ROM)	384 Kbytes (Flash/ ROM)	256 Kbytes (Flash/ ROM)	
Built-in RAM capacity	40 Kbytes	16 Kbytes	24 Kbytes	32 Kbytes	32 Kbytes	24 Kbytes	16 Kbytes	
External bus	Yes		Yes			_		
I/O ports	160		113			77		
External interrupts	NMI 16 channels		NMI 10 channels	i	1	NMI I0 channels	;	
Reload timer	2 channels		2 channels			2 channels		
Timing generator	2 units		1 unit			2 units		
PPG	8-bit \times 16 channels 16-bit \times 8 channels	16-	bit \times 8 chann bit \times 4 chan output:8 cha	nels	8-bit × 16 channels 16-bit × 8 channels (PPG output:10 channels)			
Multi-function timer	2 units		1 unit			2 units		
Free-run timer	6 channels		3 channels			6 channels		
OCU	12 channels		6 channels		12 channels			
ICU	8 channels		4 channels		8 channels			
A/D activation compare	6 channels		3 channels		6 channels			
Wave form generator	12 channels		6 channels		12 channels			
Base timer	6 channels		4 channels		4 channels			
Up/down counter	2 channels		1 channel			_		
Multi-function serial interface	6 units		6 units		3 units			
8/10-bit A/D converter	4 channels \times 2 units 16 channels \times 1 unit	12 0	channels \times 1	unit		annels \times 2 than the second annels \times 1		
12-bit A/D converter	4 channels × 2 units	4 ch	nannels \times 2 ι	units		_		
Clock monitor	1 unit		_			1 unit		
Multiplication and addition calculator	1 unit		1 unit		1 unit			
DMAC	5 channels		5 channels		5 channels			
Wild register	16 channels		16 channels	3	16 channels			
Debug function	DSU4		_		_			

■ PACKAGE AND CORRESPONDING PRODUCTS


Series name	M	B91470 serie	es	MB9148	0 series
Package	MB91F475	MB91F478	MB91F479	MB91F482 MB91F486 MB91F487	MB91482 MB91486 MB91487
FPT-100P-M20 (LQFP-0.50 mm)	_	_	_	0	0
FPT-100P-M06 (QFP-0.65 mm)	_	_	_	0	0
FPT-144P-M12 (LQFP-0.40 mm)	0	_	0	_	_
FPT-144P-M27 (LQFP-0.40 mm)	_	_	0	_	_
BGA-144P-M06 (PFBGA-0.80 mm)	0	0	0	_	_

○ : Supported

Note : For details of each package, refer to "■ PACKAGE DIMENSIONS".


■ PIN ASSIGNMENT

• LQFP-144 (MB91470 series)




• PFBGA-144 (MB91470 series)

▼ Index	1	2	3	4	5	6	7	8	9	10	11	12	13	
А	1	48	47	46	45	44	43	42	41	40	39	38	37	Α
В	2	49	88	87	86	85	84	83	82	81	80	79	36	В
С	3	50	89	120	119	118	117	116	115	114	113	78	35	С
D	4	51	90	121	144	143	142	141	140	139	112	77	34	D
E	5	52	91	122						138	111	76	33	Е
F	6	53	92	123						137	110	75	32	F
G	7	54	93	124		(T	OP VIE	EW)		136	109	74	31	G
Н	8	55	94	125						135	108	73	30	Н
J	9	56	95	126						134	107	72	29	J
К	10	57	96	127	128	129	130	131	132	133	106	71	28	K
L	11	58	97	98	99	100	101	102	103	104	105	70	27	L
М	12	59	60	61	62	63	64	65	66	67	68	69	26	M
N	13	14	15	16	17	18	19	20	21	22	23	24	25	N
	1	2	3	4	5	6	7	8	9	10	11	12	13	
						(BG/	A-144 P-	M06)						



• QFP-100 (MB91480 series)



■ PIN DESCRIPTIONS

	Pin n	10.				
	1470 ries		1480 ries	Pin name	I/O circuit	Function
LQFP- 144*1	PFBGA- 144*2	LQFP- 100*3	QFP- 100*4		type*5	
50	M6	42	45	MD2	Н, К	Mode pin 2 This pin sets the basic operating mode. Connect this pin to either VCC pin or VSS pin. Use circuit type K on the Flash memory model.
51	N6	43	46	MD1	H, K	Mode pin 1 This pin sets the basic operating mode. Connect this pin to either VCC pin or VSS pin. Use circuit type K on the Flash memory model.
52	K5	44	47	MD0	Н, К	Mode pin 0 This pin sets the basic operating mode. Connect this pin to either VCC pin or VSS pin. Use circuit type K on the Flash memory model.
53	L6	45	48	X0	Α	Clock (oscillation) input
54	K6	46	49	X1	Α	Clock (oscillation) output
34	L1	48	51	INITX	I	External reset input
30	J4	6	9	NMIX	Н	NMI (Non Maskable Interrupt) input
109	A12			D16	С	Bit 16 of external data bus I/O pin
103	712	_		P00		General-purpose I/O port
110	B12			D17	С	Bit 17 of external data bus I/O pin
110	012	_		P01	C	General-purpose I/O port
111	A11			D18	C	Bit 18 of external data bus I/O pin
'''	AII	_		P02	C	General-purpose I/O port
112	B11			D19	С	Bit 19 of external data bus I/O pin
112	БП			P03	C	General-purpose I/O port
113	C12			D20	С	Bit 20 of external data bus I/O pin
113	012	_		P04	C	General-purpose I/O port
114	B10			D21	С	Bit 21 of external data bus I/O pin
114	БІО			P05	C	General-purpose I/O port
115	A10			D22	С	Bit 22 of external data bus I/O pin
115	A10	_	_	P06	C	General-purpose I/O port
116	C11			D23	С	Bit 23 of external data bus I/O pin
116	C11	_		P07		General-purpose I/O port
117	C10			D24	С	Bit 24 of external data bus I/O pin
	010			P10		General-purpose I/O port

(Continued)

10

	Pin n	10.				
_	1470 ries	MB9 sei	1480 ries	Pin name	I/O circuit	Function
LQFP- 144*1	PFBGA- 144*2	LQFP- 100*3	QFP- 100*4		type*5	
118	В9			D25	С	Bit 25 of external data bus I/O pin
110	БЭ	_		P11	C	General-purpose I/O port
119	A9			D26	С	Bit 26 of external data bus I/O pin
119	AS		_	P12	C	General-purpose I/O port
120	D10			D27	С	Bit 27 of external data bus I/O pin
120	D10		_	P13	C	General-purpose I/O port
121	C9			D28	С	Bit 28 of external data bus I/O pin
121	Ca		_	P14	C	General-purpose I/O port
122	B8			D29	С	Bit 29 of external data bus I/O pin
122	Бо	_		P15	C	General-purpose I/O port
123	A8			D30	С	Bit 30 of external data bus I/O pin
123	Ao	_		P16		General-purpose I/O port
124	D9			D31	С	Bit 31 of external data bus I/O pin
124	Da		_	P17	C	General-purpose I/O port
127	A7			A00	С	Bit 0 of external address bus output pin
127	^/		_	P20	C	General-purpose I/O port
128	B7			A01	С	Bit 1 of external address bus output pin
120	D7		_	P21	C	General-purpose I/O port
129	C 7			A02	С	Bit 2 of external address bus output pin
129	07			P22)	General-purpose I/O port
130	D7			A03	C	Bit 3 of external address bus output pin
130	D7			P23)	General-purpose I/O port
131	A6			A04	C	Bit 4 of external address bus output pin
101	70			P24)	General-purpose I/O port
132	В6			A05	C	Bit 5 of external address bus output pin
102	Во			P25)	General-purpose I/O port
133	C6			A06	C	Bit 6 of external address bus output pin
100	00			P26		General-purpose I/O port
134	D6			A07	C	Bit 7 of external address bus output pin
104	50			P27		General-purpose I/O port
135	A 5			A08	С	Bit 8 of external address bus output pin
100	7.0			P30		General-purpose I/O port

MB91470 series	MB9	1400			
LOED DEDO	se	ries	Pin name	I/O circuit	Function
LQFP- PFBGA 144*1 144*2	LQFP- 100*3	QFP- 100*4		type*5	
106 DE			A09	С	Bit 9 of external address bus output pin
136 B5	_		P31		General-purpose I/O port
137 C5			A10	С	Bit 10 of external address bus output pin
137 03	_		P32		General-purpose I/O port
138 D5			A11	С	Bit 11 of external address bus output pin
136 D5	_		P33		General-purpose I/O port
139 A4			A12	С	Bit 12 of external address bus output pin
139 A4	_		P34		General-purpose I/O port
140 B4			A13	C	Bit 13 of external address bus output pin
140 64			P35	С	General-purpose I/O port
141 C4			A14	С	Bit 14 of external address bus output pin
141 04			P36		General-purpose I/O port
142 A3			A15	С	Bit 15 of external address bus output pin
142 / 73			P37	C	General-purpose I/O port
143 A2			CS0X	С	External chip select 0 output
140 //2			P50	O	General-purpose I/O port
2 B2			CS1X	C	External chip select 1 output
			P51	O	General-purpose I/O port
3 C1			CS2X	С	External chip select 2 output
0 01			P52	0	General-purpose I/O port
4 C2			ASX	С	External address strobe output
7 02			P53		General-purpose I/O port
5 B3			RDX	С	External read strobe output
0 50			P54		General-purpose I/O port
6 D2	_	_	WR0X	С	External write strobe output Corresponding to bit 31 to bit 24 of external data bus I/O
			P55		General-purpose I/O port
7 D1	_	_	WR1X	С	External write strobe output Corresponding to bit 23 to bit 16 of external data bus I/O
			P56		General-purpose I/O port
8 C3			SYSCLK	С	External clock output
	,		P60		General-purpose I/O port

(Continued)

12

	Pin r	10.				
MB9 ser	1470 ies	MB9 sei	1480 ries	Pin name	I/O circuit	Function
LQFP- 144*1	PFBGA- 144*2	LQFP- 100*3	QFP- 100*4		type*5	
9	D3			RDY	С	External ready input
9	DS		_	P61		General-purpose I/O port
20	G2	94	97	INT0	D	External interrupt 0 input
20	G2	94	97	P80	D	General-purpose I/O port
21	G3	95	98	INT1	D	External interrupt 1 input
21	GS	95	90	P81	D	General-purpose I/O port
00	0.4	00	00	INT2	-	External interrupt 2 input
22	G4	96	99	P82	D	General-purpose I/O port
00	114	07	100	INT3	Б	External interrupt 3 input
23	H1	97	100	P83	D	General-purpose I/O port
				INT4		External interrupt 4 input
24	H2	98	98 1	PPG4	D	Output of PPG timer 4
				P84		General-purpose I/O port
				INT5		External interrupt 5 input
25	Н3	99	2	PPG5	D	Output of PPG timer 5
				P85		General-purpose I/O port
				INT6		External interrupt 6 input
26	H4	2	5	PPG6	D	Output of PPG timer 6
				P86		General-purpose I/O port
				INT7		External interrupt 7 input
27	J1	3	6	PPG7	D	Output of PPG timer 7
				P87		General-purpose I/O port
				INT8		External interrupt 8 input
28	J2	4	7	PPG8	D	Output of PPG timer 8
				P90		General-purpose I/O port
				INT9		External interrupt 9 input
29	J3	5	8	PPG9	D	Output of PPG timer 9
				P91		General-purpose I/O port
			INT10		External interrupt 10 input	
_		_	_	PPG10	D	Output of PPG timer 10
				P92		General-purpose I/O port

	Pin r	10.				
	1470 ries	MB9 sei	1480 ries	Pin name	I/O circuit	Function
LQFP- 144*1	PFBGA- 144* ²	LQFP- 100*3	QFP- 100*4		type*5	
				INT11		External interrupt 11 input
	_			PPG11	D	Output of PPG timer 11
				P93		General-purpose I/O port
				INT12		External interrupt 12 input
	_	_		PPG12	D	Output of PPG timer 12
				P94		General-purpose I/O port
				INT13		External interrupt 13 input
	_			PPG13	D	Output of PPG timer 13
				P95		General-purpose I/O port
				INT14		External interrupt 14 input
	_			PPG14	D	Output of PPG timer 14
				P96		General-purpose I/O port
				INT15		External interrupt 15 input
	_			PPG15	D	Output of PPG timer 15
				P97		General-purpose I/O port
		70	70	ADTG0	-	External trigger input of 8/10-bit A/D converter 0
	_	73	76	PA0	D	General-purpose I/O port
		74	77	ADTG1	D	External trigger input of 8/10-bit A/D converter 1
	_	74	77	PA1	D	General-purpose I/O port
0.5	1.0	40		ADTG2	Б	External trigger input of 8/10-bit A/D converter 2
65	L9	49	52	PA2	D	General-purpose I/O port
66	K0			ADTG3	D	External trigger input of 12-bit A/D converter 3
66	K9	_	_	PA3	D	General-purpose I/O port
67	NIIO			ADTG4	_	External trigger input of 12-bit A/D converter 4
67	N10			PA4	D	General-purpose I/O port
		0.5	00	AN0-0	0	Analog 0 input of 8/10-bit A/D converter 0
	_	65	68	PB0	G	General-purpose I/O port
		00	00	AN0-1	0	Analog 1 input of 8/10-bit A/D converter 0
	_	66	69	PB1	G	General-purpose I/O port
		67	70	AN0-2		Analog 2 input of 8/10-bit A/D converter 0
	_	67	70	PB2	G	General-purpose I/O port
					(Continued)	

	Pin r	10.				
MB9 ser	1470 ies	MB9 sei	1480 ries	Pin name	I/O circuit	Function
LQFP- 144*1	PFBGA- 144* ²	LQFP- 100* ³	QFP- 100*4		type*5	
		60	71	AN0-3	G	Analog 3 input of 8/10-bit A/D converter 0
_	_	68	/ 1	PB3	G	General-purpose I/O port
		69	72	AN1-0	G	Analog 0 input of 8/10-bit A/D converter 1
		09	12	PB4	G	General-purpose I/O port
		70	73	AN1-1	G	Analog 1 input of 8/10-bit A/D converter 1
		70	2	PB5	u	General-purpose I/O port
		71	74	AN1-2	G	Analog 2 input of 8/10-bit A/D converter 1
		, ,	, 4	PB6	G	General-purpose I/O port
		72	75	AN1-3	G	Analog 3 input of 8/10-bit A/D converter 1
		12	73	PB7		General-purpose I/O port
				AN2-0		Analog 0 input of 8/10-bit A/D converter 2
82	J12	52	55	SCK4 (SCL4)	G	Clock I/O of multi-function serial interface 4 (used in I ² C mode, SCL4)
				PC0		General-purpose I/O port
				AN2-1	G	Analog 1 input of 8/10-bit A/D converter 2
83	J13	53	56	SIN4		Data input of multi-function serial interface 4 (not used in I ² C mode)
				PC1		General-purpose I/O port
				AN2-2	G	Analog 2 input of 8/10-bit A/D converter 2
84	K10	54	57	SOT4 (SDA4)		Data output of multi-function serial interface 4 (used in I ² C mode, SDA4)
				PC2		General-purpose I/O port
				AN2-3		Analog 3 input of 8/10-bit A/D converter 2
85	J11	55	58	SCK5 (SCL5)	G	Clock I/O of multi-function serial interface 5 (used in I ² C mode, SCL5)
				PC3		General-purpose I/O port
				AN2-4		Analog 4 input of 8/10-bit A/D converter 2
86	H12	56	59	SIN5	G	Data input of multi-function serial interface 5 (not used in I ² C mode)
				PC4		General-purpose I/O port
				AN2-5		Analog 5 input of 8/10-bit A/D converter 2
87	H13	57	60	SOT5 (SDA5)	G	Data output of multi-function serial interface 5 (used in I ² C mode, SDA5)
				PC5		General-purpose I/O port
88	J10	58	61	AN2-6	G	Analog 6 input of 8/10-bit A/D converter 2
			<u> </u>	PC6	u	General-purpose I/O port

	Pin n	10.				
ser	1470 ies	MB9 sei	1480 ries	Pin name	I/O circuit type*5	Function
LQFP- 144*1	PFBGA- 144* ²	LQFP- 100* ³	QFP- 100*4		type	
89	H11	59	62	AN2-7	G	Analog 7 input of 8/10-bit A/D converter 2
69	пп	59	62	PC7	"	General-purpose I/O port
90	H10	60	63	AN2-8	G	Analog 8 input of 8/10-bit A/D converter 2
30	1110	00	03	PD0		General-purpose I/O port
91	G13	61	64	AN2-9	G	Analog 9 input of 8/10-bit A/D converter 2
91	GIS	01	04	PD1	"	General-purpose I/O port
92	G12			AN2-10	G	Analog 10 input of 8/10-bit A/D converter 2
92	GIZ	_		PD2	"	General-purpose I/O port
93	G11			AN2-11	G	Analog 11 input of 8/10-bit A/D converter 2
93	GII	_	_	PD3	"	General-purpose I/O port
68	M10	_	_	AN3-0/ AN3-0P	G	12-bit A/D converter 3 analog 0 input (in single input mode) 12-bit A/D converter 3 analog 0 (+) side input (in differential input mode)
				PE0		General-purpose I/O port
69	L10	_		AN3-1/ AN3-0N	G	12-bit A/D converter 3 analog 1 input (in single input mode) 12-bit A/D converter 3 analog 0 (–) side input (in differential input mode)
				PE1		General-purpose I/O port
70	N11	_	_	AN3-2/ AN3-1P	G	12-bit A/D converter 3 analog 2 input (in single input mode) 12-bit A/D converter 3 analog 1 (+) side input (in differential input mode)
				PE2		General-purpose I/O port
71	N12	_	_	AN3-3/ AN3-1N	G	12-bit A/D converter 3 analog 3 input (in single input mode) 12-bit A/D converter 3 analog 1 (–) side input (in differential input mode)
				PE3		General-purpose I/O port
76	L12	_	_	AN4-0/ AN4-0P	G	12-bit A/D converter 4 analog 0 input (in single input mode) 12-bit A/D converter 4 analog 0 (+) side input (in differential input mode)
				PE4		General-purpose I/O port
77	M11	_	_	AN4-1/ AN4-0N	G	12-bit A/D converter 4 analog 1 input (in single input mode) 12-bit A/D converter 4 analog 0 (–) side input (in differential input mode)
				PE5		General-purpose I/O port

	Pin r	10.				
MB9 ser	1470 ies		1480 ries	Pin name	I/O circuit	Function
LQFP- 144*1	PFBGA- 144*2	LQFP- 100*3	QFP- 100*4		type*5	
78	K12	_		AN4-2/ AN4-1P	G	12-bit A/D converter 4 analog 2 input (in single input mode) 12-bit A/D converter 4 analog 1 (+) side input (in differential input mode)
				PE6		General-purpose I/O port
79	K13	_		AN4-3/ AN4-1N	G	12-bit A/D converter 4 analog 3 input (in single input mode) 12-bit A/D converter 4 analog 1 (–) side input (in differential input mode)
				PE7		General-purpose I/O port
_	_	11	14	CLK- POUT	D	Clock monitor output
				PF0		General-purpose I/O port
				PF1	D	General-purpose I/O port
	_		_	PF2	D	General-purpose I/O port
	_			PF3	D	General-purpose I/O port
_	_		_	PF4	D	General-purpose I/O port
	_		_	PF5	D	General-purpose I/O port
	_		_	PF6	D	General-purpose I/O port
				PF7	D	General-purpose I/O port
97	F11	77	80	SCK0 (SCL0)	D	Clock I/O of multi-function serial interface 0 (used in I ² C mode, SCL0)
				PG0		General-purpose I/O port
98	F10	78	81	SIN0	D	Data input of multi-function serial interface 0 (not used in I ² C mode)
				PG1		General-purpose I/O port
99	E13	79	82	SOT0 (SDA0)	D	Data output of multi-function serial interface 0 (used in I ² C mode, SDA0)
				PG2		General-purpose I/O port
100	E12	80	83	SCK1 (SCL1)	D	Clock I/O of multi-function serial interface 1 (used in I ² C mode, SCL1)
				PG3		General-purpose I/O port
101	E11	81	84	SIN1	D	Data input of multi-function serial interface 1 (not used in I ² C mode)
				PG4		General-purpose I/O port

	Pin no.							
	1470 ies	_	1480 ries	Pin name	I/O circuit	Function		
LQFP- 144*1	PFBGA- 144* ²	LQFP- 100*3	QFP- 100*4		type*5			
102	E10	82	85	SOT1 (SDA1)	D	Data output of multi-function serial interface 1 (used in I ² C mode, SDA1)		
				PG5		General-purpose I/O port		
103	D13	83	86	SCK2 (SCL2)	D	Clock I/O of multi-function serial interface 2 (used in I ² C mode, SCL2)		
				PH0		General-purpose I/O port		
104	D12	84	87	SIN2	D	Data input of multi-function serial interface 2 (not used in I ² C mode)		
				PH1		General-purpose I/O port		
105	D11	85	88	SOT2 (SDA2) D		Data output of multi-function serial interface 2 (used in I ² C mode, SDA2)		
				PH2		General-purpose I/O port		
106	106 C13		_	SCK3 (SCL3)	D	Clock I/O of multi-function serial interface 3 (used in I ² C mode, SCL3)		
				PH3		General-purpose I/O port		
107	107 B13		_	SIN3	D	Data input of multi-function serial interface 3 (not used in I ² C mode)		
				PH4		General-purpose I/O port		
108	A13	_	_	SOT3 (SDA3)	D	Data output of multi-function serial interface 3 (used in I ² C mode, SDA3)		
				PH5		General-purpose I/O port		
10	E2	86	89	TIN0	D	Base timer 0 input		
10	L2	00	09	PJ0	D	General-purpose I/O port		
11	E1	87	90	TOUT0	D	Base timer 0 output		
''		07	90	PJ1	D	General-purpose I/O port		
12	D4	88	91	TIN1	D	Base timer 1 input		
12	D4	0	5	PJ2	ם	General-purpose I/O port		
13	E3	89	92	TOUT1	D	Base timer 1 output		
10	Lo	00	52	PJ3	D	General-purpose I/O port		
14	F2	90	93	TIN2	D	Base timer 2 input		
17	1 2		50	PJ4		General-purpose I/O port		
15	F1	91	94	TOUT2	D	Base timer 2 output		
		Ŭ ·	0 1	PJ5		General-purpose I/O port		

Pin no.							
	MB91470 series		1480 ries	Pin name	I/O circuit	Function	
LQFP- 144*1	PFBGA- 144* ²	LQFP- 100*3	QFP- 100*4		type*5		
16	E4	92	95	TIN3 D		Base timer 3 input	
10	L4	92	90	PJ6	D	General-purpose I/O port	
17	F3	93	96	TOUT3	D	Base timer 3 output	
17	10	90	30	PJ7	D	General-purpose I/O port	
31	K1			AIN0	D	8/16-bit up count input pin for up/down counter 0	
31	ΚI		_	PL0	D	General-purpose I/O port	
32	K2		_	BIN0	D	8/16-bit down count input pin for up/down counter 0	
				PL1		General-purpose I/O port	
33	K3			ZIN0	D	8/16-bit reset input pin for up/down counter 0	
33	No	_	_	PL2		General-purpose I/O port	
61	L8	7	10	PPG0	D	Output of PPG timer 0	
01	LO	,	10	PM0		General-purpose I/O port	
62	K8	8 11		PPG1	D	Output of PPG timer 1	
02	NO	0	11	PM1	D	General-purpose I/O port	
63	N9	9 12		PPG2	D	Output of PPG timer 2	
03	INS	9	12	PM2	D	General-purpose I/O port	
64	M9	10	13	PPG3	D	Output of PPG timer 3	
04	IVIÐ	10	10	PM3	D	General-purpose I/O port	
46	M5	12	15	IC0	D	Trigger input of input capture 0	
40	IVIO	12	13	PP0	D	General-purpose I/O port	
47	N5	13	16	IC1	D	Trigger input of input capture 1	
47	145	10	10	PP1		General-purpose I/O port	
48	K4	14	17	IC2	D	Trigger input of input capture 2	
40	114	14	17	PP2	ם	General-purpose I/O port	
49	L5	15	18	IC3	D	Trigger input of input capture 3	
49	LJ	15	10	PP3	D	General-purpose I/O port	
56	M7	16	19	CKI0	D	External clock input pin of free-run timer ch.0 to ch.2	
				PP4		General-purpose I/O port	
57	L7	17	20	DTTI0	D	Input signal controlling wave form generator outputs RTO0 to RTO5 of multi-function timer 0	
				PP5		General-purpose I/O port	

	Pin no.							
	1470 ries	MB9 sei	1480 ries	Pin name	I/O circuit	Function		
LQFP- 144*1	PFBGA- 144*2	LQFP- 100*3	QFP- 100*4		type*5			
38	M2	20	23	RTO0	J	Wave form generator output of multi-function timer 0		
36	IVIZ	20	20	PQ0	3	General-purpose I/O port		
39	N3	21	24	RTO1	J	Wave form generator output of multi-function timer 0		
39	140	21	24	PQ1	5	General-purpose I/O port		
40	МЗ	22	25	RTO2	J	Wave form generator output of multi-function timer 0		
40	IVIO	22	23	PQ2	5	General-purpose I/O port		
41	L2	23	26	RTO3	J	Wave form generator output of multi-function timer 0		
41	LZ	20	20	PQ3		General-purpose I/O port		
42	M4	24	27	RTO4	J	Wave form generator output of multi-function timer 0		
42	IVI 4	24	21	PQ4	J	General-purpose I/O port		
43	N4	25	28	RTO5	J	Wave form generator output of multi-function timer 0		
43	114	25	20	PQ5		General-purpose I/O port		
		36 39		IC4	D	Trigger input of input capture 4		
	_	36	39	PR0	D	General-purpose I/O port		
		07 40		IC5	D	Trigger input of input capture 5		
	_	37	40	PR1	D	General-purpose I/O port		
		38	41	IC6	D	Trigger input of input capture 6		
		36	41	PR2		General-purpose I/O port		
		20	42	IC7	D	Trigger input of input capture 7		
_	_	39	42	PR3	D	General-purpose I/O port		
		40	43	CKI1	D	External clock input pin of free-run timer ch.3 to ch.5		
	_	40	43	PR4	D	General-purpose I/O port		
_		41	44	DTTI1	D	Input signal controlling wave form generator outputs RTO6 to RTO11 of multi-function timer 1		
				PR5		General-purpose I/O port		
		00	00	RTO6		Wave form generator output of multi-function timer 1		
_	_	26	29	PS0	J	General-purpose I/O port		
		07	20	RTO7	1	Wave form generator output of multi-function timer 1		
	_	27	30	PS1	J	General-purpose I/O port		
		20	31	RTO8	ı	Wave form generator output of multi-function timer 1		
	_	28	ان 	PS2	٦	General-purpose I/O port		

(Continued)

	Pin no.					
MB91470 series		MB91480 series		Pin name I/O circuit		Function
LQFP- 144*1	PFBGA- 144* ²	LQFP- 100*3	QFP- 100*4		type*5	
	00		00	RTO9	-	Wave form generator output of multi-function timer 1
		29	32	PS3	J	General-purpose I/O port
		30 33		RTO10		Wave form generator output of multi-function timer 1
				PS4	J	General-purpose I/O port
		31	34	RTO11	J	Wave form generator output of multi-function timer 1
		31		PS5		General-purpose I/O port

*1: FPT-144P-M12, FPT-144P-M27

*2 : BGA-144P-M06 *3 : FPT-100P-M20 *4 : FPT-100P-M06

*5 : Refer to "■ I/O CIRCUIT TYPE" for details on the I/O circuit types.

Power supply pins and GND pins


	Pin nuı	mber					
	1470 ries	MB9 ser		Pin name	Function		
LQFP- 144*1	PFBGA- 144*2	LQFP- 100*3	QFP- 100*4				
1	B1						
18	F4	1	4				
35	M1	19	22		D		
37 44	N2 L3	32 33	35 36	VCC	Power supply pins Connect all pins to the same potential.		
60	M8	53 51	54		Connect all pins to the same potential.		
81	K11	76	79				
126	D8	-	. •				
19	A1						
36	G1	18	21				
45	N1	34	37				
55	L4	47	50	VSS	GND pins		
59	N7	50	53		Connect all pins to the same potential.		
80 125	N8 L11	75 100	78 3				
144	C8	—	<u> </u>				
58	K7	35	38	С	Capacitor coupling pin for internal regulator		
94	G10	62	65	AVCC10	Analog power supply pin for 8/10-bit A/D converter 0/1/2		
96	F12	64	67	AVSS10	Analog GND pin for 8/10-bit A/D converter		
74	M12	_	_	AVCC12	Analog power supply pin for 12-bit A/D converter 3/4		
72	N13			AVSS12	Analog GND pin for 12-bit A/D converter 3/4		
_	_			AVRH0	Analog reference power supply pin for 8/10-bit A/D converter 0		
_	_	_	_	AVRH1	Analog reference power supply pin for 8/10-bit A/D converter 1		
95	F13	63	66	AVRH2	Analog reference power supply pin for 8/10-bit A/D converter 2		
73	M13	_		AVRH3	Analog reference power supply pin for 12-bit A/D converter 3		
75	L13		_	AVRH4	Analog reference power supply pin for 12-bit A/D converter 4		


*1 : FPT-144P-M12, FPT-144P-M27

*2 : BGA-144P-M06 *3 : FPT-100P-M20 *4 : FPT-100P-M06

22

■ I/O CIRCUIT TYPE





(Continued)

24

Туре	Circuit	Remarks
J	Pull-up control P-ch Digital output N-ch Digital input Standby control	CMOS level output CMOS level hysteresis input With standby control With pull-up control
K	N-ch N-ch Control signal N-ch N-ch R Mode input	Flash memory product only

■ HANDLING DEVICES

Preventing latch-up

Latch-up phenomenon may occur with CMOS IC, when a voltage higher than $V_{\rm CC}$ or lower than $V_{\rm SS}$ is applied to either the input or output terminals, or when a voltage is applied between VCC pin and VSS pin that exceeds the rated voltage. When latch-up occurs, a significant power-supply current surge results, which may damage some elements due to the excess heat, so great care must be taken to ensure that the maximum rating is never exceeded during use.

Treatment of unused input pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, for example, using a pull-up or pull-down resistor.

• Power pins

In products with multiple $V_{\rm CC}$ and $V_{\rm SS}$ pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to the same potential power supply and a ground line externally to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the V_{CC} and V_{SS} pins of this device at the low impedance. It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between V_{CC} and V_{SS} near this device.

· Crystal oscillator circuit

Noise near the X0 and X1 pins may cause the device to malfunction. Design the printed circuit board so that X0,X1, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0 and X1pins surrounded by ground plane because stable operation can be expected with such a layout. Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

• About mode pins (MD0 to MD2)

These pins should be connected directly to Vcc pin or Vss pin.

Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and power supply or GND pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

• Operation at start-up


Be sure to execute setting initialized reset (INIT) with INITX pin immediately after start-up. Immediately after that, also, hold the "L"-level input to the INITX pin for the stabilization wait time required for the oscillator circuit to take the oscillation stabilization wait time for the oscillator circuit and the stabilization wait time for the regulator (For INIT via the INITX pin, the oscillation stabilization wait time setting is initialized to the minimum value).

Notes upon power-on sequence

It requires more than 600 μ s (between 0.0 V to 5.0 V) to rise voltage upon power on in order to prevent the device malfunction caused by the overshooting in the built-in voltage step-down circuit.

After the supply voltage is stable (voltage is risen) , it takes 600 μs until internal supply is stable. Hold the input to the INITX pin during that period.

If it takes less than $600 \,\mu s$ (between $0.0 \,V$ to $5.0 \,V$) for power up, it requires 2 ms* until internal supply is stable after voltage supply is stable (voltage is risen). Hold the input to the INITX pin during that period.



 $^{^*}$: In case of which it takes less than 600 $\,\mu s$ (between 0.0 V to 5.0 V) to rise voltage, the time to make internal power supply stable is proportional to the capacitance value of the bypass capacitor for the pin C. It takes 2 ms if the pin C = 4.7 $\,\mu F$; 4 ms if the pin C = 9.4 $\,\mu F$.

Order of power turning ON/OFF

Use the following procedure for turning the power on or off. If not using the A/D converter, connect AVcc = Vcc and AVss = Vss. Turn on the power supply in the sequence $Vcc \to AVcc \to AVRH$, and turn off the power in the reverse sequence.

• Source oscillation input when turning on the power

When turning the power on, maintain the clock input until the device is released from the oscillation stabilization wait state.

• Cautions for operation during PLL clock mode


Even if the oscillator comes off or the clock input stops with the PLL clock selected for MB91470/480 series, MB91470/480 series may continue to operate at the free-run frequency of the PLL's internal self-oscillating oscillator circuit.

Performance of this operation, however, cannot be guaranteed.

• Using an external clock


When using an external clock, you must always input clock signals with opposite phase from X0 pin to X1 pin simultaneously. However, as the X1 pin halts with an output at the "H" level during stop mode, insert a resistor of approximately 1 $k\Omega$ externally to prevent a conflict between the two outputs if using stop mode (oscillation stop mode).

The figure below shows an example of how to use an external clock.



• C pin

As MB91470/480 series includes an internal regulator, always connect a bypass capacitor of approximately $4.7~\mu F$ to the C pin for use by the regulator.





• Software reset on the synchronous mode

Be sure to meet the following two conditions before setting 0 to the SRST bit of STCR (standby control register) when the software reset is used on the synchronous mode.

- Set the interrupt enable flag (I-Flag) to interrupts disabled (I-Flag=0).
- Not used NMI

■ BLOCK DIAGRAM





30

■ MEMORY SPACE

1. Memory Space

The FR family has 4 Gbytes of logical address space (232 addresses) available to the CPU by linear access.

Direct Addressing Areas


The following address space areas are used as I/O areas.

These areas are called direct addressing areas, in which the address of an operand can be specified directly by the instruction. The size of directly addressable areas depends on the length of the data being accessed as shown below.


ightarrow byte data access : 000 $\rm H$ to 0FFH ightarrow half word data access : 000 $\rm H$ to 1FFH ightarrow word data access : 000 $\rm H$ to 3FFH

2. Memory Map

•MB91470 series



•MB9480 series



32

■ MODE SETTINGS

The FR family uses mode pins (MD2 to MD0) and mode data to set the operation mode.

1. Mode Pins

The MD2 to MD0 pins specify how the mode vector fetch and reset vector fetch is performed. Settings other than those shown in the following table are prohibited.

Mode Pins			Mode name	Reset vector	Remarks	
MD2	MD1	MD0	ivioue name	access area	nemarks	
0	0	0	Internal ROM mode vector	Internal		
0	0	1	External ROM mode vector	External	The bus width is set by mode register.	


2. Mode data

The data that is written to the internal mode register (MODR) by the mode vector fetch is called mode data.

After the mode register is set, the device runs in the operating mode specified by this register.

The mode data is set by all of the reset sources. User programs cannot set the mode register.

<Details of mode data description>



[bit 23 to bit 19] Reserved bits

Be sure to set these bits to "00000B".

Operation is not guaranteed if these bits are set to a value other than "000008".

[bit 18] ROMA (Internal Flash/ROM enable bit)

This bit configures whether the internal Flash/ROM area (8 0000H to F FFFFH) is enabled.

ROMA	Function	Remarks
0	External ROM mode	Internal Flash/ROM area (8 0000н to F FFFFн) is used as an external area.
1	Internal ROM mode	Internal Flash/ROM area (8 0000н to F FFFFн) is enabled.

[bit 17, bit 16] WTH1, WTH0 (Bus width specification bit)

These bits configure the bus width in external bus mode.

In external bus mode, this value is set to the DBW1 and DBW0 bits of AWR0 (CS0 area).

WTH1	WTH0	Function	Remarks		
0	0	8-bit bus width	External bus mode		
0	1	16-bit bus width	External bus mode		
1	0	_	(Setting prohibited)		
1	1	Single chip mode	Single chip mode		


3. Note

The mode data set in the mode vector must be stored as byte data at 0x000FFFF8H. The data should be located in the highest byte from bit 31 to bit 24 because the FR family uses big endian byte ordering.

	bit	31 24	1 23 1	6 15	8 7
Incorrect	0x000FFFF8н	XXXXXXX	XXXXXXX	XXXXXXX	Mode data
			1		
Correct	0x000FFFF8н	Mode data	XXXXXXXX	XXXXXXX	XXXXXXXX
	0x000FFFFCн		Dee	et vector	-

■ I/O MAP

[How to read the table]



Note: Initial values of register bits are represented as follows:

" 1 " : Initial Value " 1 "
" 0 " : Initial Value " 0 "

"X": Initial Value "undefined"

" - " : No physical register at this location

Access to addresses where the data access properties have not been documented is prohibited.

Adduses		Reg	ister		Disak
Address	+0	+1	+2	+3	- Block
000000н	PDR0 [R/W] B, H, W XXXXXXXX	PDR1 [R/W] B, H, W XXXXXXXX	PDR2 [R/W] B, H, W XXXXXXXX	PDR3 [R/W] B, H, W XXXXXXXX	
000004н	PDR5 [R/W] B, H, W -XXXXXXX	PDR6 [R/W] B, H, W XX	PDR8 [R/W] B, H, W XXXXXXXX	PDR9 [R/W] B, H, W XXXXXXXX	
000008н	PDRA [R/W] B, H, W XXXXX	PDRB [R/W] B, H, W XXXXXXXX	PDRC [R/W] B, H, W XXXXXXXX	PDRD [R/W] B, H, W XXXX	Port data
00000Сн	PDRE [R/W] B, H, W XXXXXXXX	PDRF [R/W] B, H, W XXXXXXXX	PDRG [R/W] B, H, W XXXXXX	PDRH [R/W] B, H, W XXXXXX	register
000010н	PDRJ [R/W] B, H, W XXXXXXXX	_	PDRL [R/W] B, H, W XXX	PDRM [R/W] B, H, W XXXX	
000014н	PDRP [R/W] B, H, W XXXXXX	PDRQ [R/W] B, H, W XXXXXX	PDRR [R/W] B, H, W XXXXXX	PDRS [R/W] B, H, W XXXXXX	
000018н to 00003Сн		_	_		(Reserved)
000040н	EIRR0 [R/W] B, H, W 00000000	External interrupt (INT0 to INT7)			
000044н	DICR [R/W] B, H, W 0	HRCL [R/W, R] B, H, W 011111	_	Delay interrupt/ hold request	
000048н	TMRLR0 XXXXXXXX		TMR0 [XXXXXXXX	Reload	
00004Сн	_		TMCSR0 [R/\ 00	timer 0	
000050н	TMRLR1 XXXXXXXX		TMR1 [XXXXXXXX	Reload	
000054н	_	_		W, R] B, H, W 00000	timer 1
000058н to 00005Сн		_	_		(Reserved)

A -1-1		Register				
Address	+0	+1	+2	+3	Block	
000060н	SSR0 [R/W, R] B, H, W 00000011	ESCR0 [R/W]/ IBSR0 [R/W, R] B, H, W 00000000	SCR0 [R/W] / IBCR0 [R/W, R] B, H, W 00000000	SMR0 [R/W] B, H, W 000-0000		
000064н	BGR01[R/W] B, H, W 00000000	BGR00 [R/W] B, H, W 00000000	TDR0 [\	0 [R]/ W] H, W 0000000	Multi- function serial	
000068н	_	_	ISMK0 [R/W] B, H, W 01111111	ISBA0 [R/W] B, H, W 00000000	interface 0	
00006Сн	FBYTE02 [R/W] B, H, W 00000000	FBYTE01 [R/W] B, H, W 00000000	FCR01 [R/W] B, H, W 00100	FCR00 [R/W, R] B, H, W -0000000		
000070н	SSR1 [R/W, R] B, H, W 00000011	ESCR1 [R/W]/ IBSR1 [R/W, R] B, H, W 00000000	SCR1 [R/W] / IBCR1 [R/W, R] B, H, W 00000000	SMR1 [R/W] B, H, W 000-0000		
000074н	BGR11 [R/W] B, H, W 00000000	BGR10 [R/W] B, H, W 00000000	RDR1 [R]/ TDR1 [W] H, W 0 00000000		Multi- function	
000078н	_	_	ISMK1 [R/W] B, H, W 01111111	ISBA1 [R/W] B, H, W 00000000	serial interface 1	
00007Сн	FBYTE21 [R/W] B, H, W 00000000	FBYTE11 [R/W] B, H, W 00000000	FCR11 [R/W] B, H, W 00100	FCR10 [R/W, R] B, H, W -0000000		
000080н	SSR2 [R/W, R] B, H, W 00000011	ESCR2 [R/W]/ IBSR2 [R/W, R] B, H, W 00000000	SCR2 [R/W] / IBCR2 [R/W, R] B, H, W 00000000	SMR2 [R/W] B, H, W 000-0000		
000084н	BGR21 [R/W] B, H, W 00000000	BGR20 [R/W] B, H, W 00000000	RDR2 [R]/ TDR2 [W] H, W 0 00000000		Multi- function serial	
000088н	_	_	ISMK2 [R/W] B, H, W 01111111	ISBA2 [R/W] B, H, W 00000000	interface 2	
00008Сн	FBYTE22 [R/W] B, H, W 00000000	FBYTE21 [R/W] B, H, W 00000000	FCR21 [R/W] B, H, W 00100	FCR20 [R/W, R] B, H, W -0000000	(Continued	

A alalus a a		Reg	ister		Disals
Address	+0	+1	+2	+3	Block
000090н	SSR3 [R/W, R] B, H, W 00000011	ESCR3 [R/W]/ IBSR3 [R/W, R] B, H, W 00000000	SCR3 [R/W] / IBCR3 [R/W, R] B, H, W 00000000	SMR3 [R/W] B, H, W 000-0000	
000094н	BGR31 [R/W] B, H, W 00000000	BGR30 [R/W] B, H, W 00000000	TDR3 [\	3 [R]/ W] H, W 0000000	Multi- function serial
000098н	_	-	ISMK3 [R/W] B, H, W 01111111	ISBA3 [R/W] B, H, W 00000000	interface 3
00009Сн	FBYTE32 [R/W] B, H, W 00000000	FBYTE31 [R/W] B, H, W 00000000	FCR31 [R/W] B, H, W 00100	FCR30 [R/W, R] B, H, W -0000000	
0000А0н	OCCPBH0, C OCCPH0, C H, 00000000	W	OCCPBH1, OCCPBL1 [W]/ OCCPH1, OCCPL1 [R] H, W 00000000 00000000		
0000А4н	OCCPBH2, C OCCPH2, C H, 00000000	OCCPL2 [R] W	OCCPBH3, OCCPBL3 [W]/ OCCPH3, OCCPL3 [R] H, W 00000000 00000000		
0000А8н	OCCPBH4, C OCCPH4, C H, 00000000	OCCPL4 [R] W	OCCPH5, 0 H,	OCCPBL5 [W]/ OCCPL5 [R] W 00000000	OCU0
0000АСн	OCSH1 [R/W] B, H, W -11000	OCSL0 [R/W] B, H, W 00001100	OCSH3 [R/W] B, H, W -11000	OCSL2 [R/W] B, H, W 00001100	
0000В0н	OCSH5 [R/W] B, H, W -11000	OCSL4 [R/W] B, H, W 00001100	OCMOD0 [R/W] B, H, W 000000	_	
0000В4н	CPCLRBH0, C CPCLRH0, CPC 11111111			TL0 [R/W] H, W 00000000	Free-run
0000В8н	TCCSH0 [R/W] B, H, W 00000000	TCCSL0 [R/W] B, H, W 01000000	TCCSM0 [R/W] B, H, W 0000	ADTRGC0 [R/W] B, H, W -000-000	timer 0
0000ВСн	-	PCLRBL1 [W] / CLRL1 [R] H, W 11111111	TCDTH1, TCDTL1 [R/W] H, W 00000000 00000000		Free-run
0000С0н	TCCSH1 [R/W] B, H, W 00000000	TCCSL1 [R/W] B, H, W 01000000	TCCSM1 [R/W] B, H, W 0000	ADTRGC1 [R/W] B, H, W -000-000	timer 1

		Reg	ister		5
Address	+0	+1	+2	+3	Block
0000С4н	CPCLRBH2, C CPCLRH2, CP0 11111111	CLRL2 [R] H, W		TCDTH2, TCDTL2 [R/W] H, W 00000000 00000000	
0000С8н	TCCSH2 [R/W] B, H, W 00000000	TCCSL2 [R/W] B, H, W 01000000	TCCSM2 [R/W] B, H, W 0000	ADTRGC2 [R/W] B, H, W -000-000	timer 2
0000ССн		FRS2 [R/W] B, H, W -000-000	FRS1 [R/W] B, H, W -000-000	FRS0 [R/W] B, H, W -000-000	Free-run timer
0000D0н		-	FRS4 [R/W] B, H, W -000-000	FRS3 [R/W] B, H, W -000-000	selector 0
0000D4н		PL0 [R] H, W XXXXXXXX		PL1 [R] H, W XXXXXXXX	
0000D8н	IPCPH2, IPC XXXXXXXX	PL2 [R] H, W XXXXXXXX	IPCPH3, IPC XXXXXXXX	PL3 [R] H, W XXXXXXXX	ICU0
0000DСн	PICSH01 [W, R] B, H, W 00000000	PICSL01 [R/W] B, H, W 00000000	ICSH23 [R] B, H, W	ICSL23[R/W] B, H, W 00000000	
0000Е0н	TMRRH0, TMR XXXXXXXX	RL0 [R/W] H, W XXXXXXXX	TMRRH1, TMRRL1 [R/W] H, W XXXXXXXX XXXXXXX		
0000Е4н	TMRRH2, TMR XXXXXXXX		_	_	
0000Е8н	DTCR0 [R/W] B, H, W 00000000	DTCR1 [R/W] B, H, W 00000000	DTCR2 [R/W] B, H, W 00000000	_	Wave form generator 0
0000ЕСн	_	SIGCR10 [R/W] B, H, W 00000000	_	SIGCR20 [R/W] B, H, W 000000-1	
0000F0н	ADCOMPE	MP0 [W]/ 80 [R] H, W 00000000	ADCOMPD0 [W]/ ADCOMPDB0 [R] H, W 00000000 00000000		
0000F4н	ADCOMP1 [W]/ ADCOMPB1 [R] H, W 00000000 00000000		ADCOMPD	PD1 [W]/ B1 [R] H, W 00000000	A/D
0000F8н	ADCOMPE	1P2 [W]/ 32 [R] H, W 00000000	ADCOMPD2 [W]/ ADCOMPDB2 [R] H, W 00000000 00000000		activating compare 0
0000FСн	_	ADTGBUF0 [R/W] B, H, W -000-111	ADTGSEL0 [R/W] B, H, W 000000	ADTGCE0 [R/W] B, H, W 000000	

A -1 -1		Reg	ister		Disala
Address -	+0	+1	+2	+3	Block
000100н	PRLH0 [R/W] B, H, W XXXXXXXX	PRLL0 [R/W] B, H, W XXXXXXXX	PRLH1 [R/W] B, H, W XXXXXXXX	PRLL1 [R/W] B, H, W XXXXXXXX	
000104н	PRLH2 [R/W] B, H, W XXXXXXXX	PRLL2 [R/W] B, H, W XXXXXXX	PRLH3 [R/W] B, H, W XXXXXXXX	PRLL3 [R/W] B, H, W XXXXXXXX	
000108н	PPGC0 [R/W] B, H, W 00000000	PPGC1 [R/W] B, H, W 00000000	PPGC2 [R/W] B, H, W 00000000	PPGC3 [R/W] B, H, W 00000000	
00010Сн	PRLH4 [R/W] B, H, W XXXXXXXX	PRLL4 [R/W] B, H, W XXXXXXX	PRLH5 [R/W] B, H, W XXXXXXXX	PRLL5 [R/W] B, H, W XXXXXXXX	
000110н	PRLH6 [R/W] B, H, W XXXXXXX	PRLL6 [R/W] B, H, W XXXXXXX	PRLH7 [R/W] B, H, W XXXXXXXX	PRLL7 [R/W] B, H, W XXXXXXXX	
000114н	PPGC4 [R/W] B, H, W 00000000	PPGC5 [R/W] B, H, W 00000000	PPGC6 [R/W] B, H, W 00000000	PPGC7 [R/W] B, H, W 00000000	
000118н	PRLH8 [R/W] B, H, W XXXXXXXX	PRLL8 [R/W] B, H, W XXXXXXX	PRLH9 [R/W] B, H, W XXXXXXXX	PRLL9 [R/W] B, H, W XXXXXXXX	
00011Сн	PRLH10 [R/W] B, H, W XXXXXXXX	PRLL10 [R/W] B, H, W XXXXXXX	PRLH11 [R/W] B, H, W XXXXXXXX	PRLL11 [R/W] B, H, W XXXXXXXX	PPG
000120н	PPGC8 [R/W] B, H, W 00000000	PPGC9 [R/W] B, H, W 00000000	PPGC10 [R/W] B, H, W 00000000	PPGC11 [R/W] B, H, W 00000000	
000124н	PRLH12 [R/W] B, H, W XXXXXXX	PRLL12 [R/W] B, H, W XXXXXXX	PRLH13 [R/W] B, H, W XXXXXXXX	PRLL13 [R/W] B, H, W XXXXXXXX	
000128н	PRLH14 [R/W] B, H, W XXXXXXX	PRLL14 [R/W] B, H, W XXXXXXX	PRLH15 [R/W] B, H, W XXXXXXXX	PRLL15 [R/W] B, H, W XXXXXXXX	
00012Сн	PPGC12 [R/W] B, H, W 00000000	PPGC13 [R/W] B, H, W 00000000	PPGC14 [R/W] B, H, W 00000000	PPGC15 [R/W] B, H, W 00000000	
000130н	TRG [R/W] B, H 00000000 00000000		_	GATEC0 [R/W] B 0000	
000134н	•	R/W] B, H 00000000	_	GATEC4 [R/W] B00	
000138н		<u>—</u>		GATEC8 [R/W] B 0000	

Adduses		Reg	ister		Dlask
Address	+0	+1	+2	+3	Block
00013Сн		_		GATEC12 [R/W] B00	PPG
000140н		_	_		(Reserved)
000144н	TTCR0 [R/W, W, R] B, H, W 11110000		_		Timing
000148н	COMP0 [R/W] B, H, W 00000000	COMP2 [R/W] B, H, W 00000000	COMP4 [R/W] B, H, W 00000000	COMP6 [R/W] B, H, W 00000000	generator 0
00014Сн	TTCR1 [R/W, W, R] B, H, W 11110000		_		Timing generator 1
000150н	COMP1 [R/W] B, H, W 00000000	COMP3 [R/W] B, H, W 00000000	COMP5 [R/W] B, H, W 00000000	COMP7 [R/W] B, H, W 00000000	generator i
000154н	EIRR1 [R/W] B, H, W 00000000	ENIR1 [R/W] B, H, W 00000000	ELVR1 [R/W] B, H, W 00000000 00000000		External interrupt (INT8 to INT15)
000158н		_			(Reserved)
00015Сн		_		CMCLKR [R/W] B0000	Clock monitor
000160н	BT0TMR [I 00000000		_	R/W] B, H, W 00000000	
000164н		BT0STC [R/W] B 00000000	_	_	Base timer 0
000168н	BT0PCSR/BT H, XXXXXXXX	W	H,	_H/BT0DTBF [R/W] W XXXXXXXX	
00016Сн		_	_		(Reserved)
000170н	AICR2 [R/\ 1111 1		_		
000174н	ADCS2 [R/W, W] B, H, W 0000000-	_	ADCH2 [R/W] B, H, W 00000000	ADMD2 [R/W] B, H, W 00001111	8/10-bit A/D converter 2
000178н	ADCD002 10XX X			[R] B, H, W XXXXXXX	(12 channels)
00017Сн	ADCD022 10XX X			[R] B, H, W XXXXXXX	

Address	Register				
Address	+0	+1	+2	+3	Block
000180н	ADCD042 [R] B, H, W 10XX XXXXXXXX		ADCD052 [R] B, H, W 10XX XXXXXXXX		
000184н	ADCD062 [10XX X			[R] B, H, W XXXXXXX	8/10-bit A/D
000188н	ADCD082 [10XX X			[R] B, H, W XXXXXXX	converter 2 (12 channels)
00018Сн	ADCD102 [10XX X			[R] B, H, W XXXXXXX	
000190н to 00019Сн		_	_		(Reserved)
0001А0н	OCCPBH6, O OCCPH6, C H, 00000000	OCCPL6 [R] W	OCCPH7, (OCCPBL7 [W]/ OCCPL7 [R] W 00000000	
0001А4н	OCCPBH8, O OCCPH8, C H, 00000000	OCCPL8 [R] W	OCCPBH9, OCCPBL9 [W]/ OCCPH9, OCCPL9 [R] H, W 00000000 00000000		
0001А8н	OCCPBH10, O OCCPH10, C H, 00000000	OCCPL10 [R]	OCCPBH11, OCCPBL11 [W]/ OCCPH11, OCCPL11 [R] H, W 00000000 00000000		OCU1
0001АСн	OCSH7 [R/W] B, H, W -11000	OCSL6 [R/W] B, H, W 00001100	OCSH9 [R/W] B, H, W -11000	OCSL8 [R/W] B, H, W 00001100	
0001В0н	OCSH11 [R/W] B, H, W -11000	OCSL10 [R/W] B, H, W 00001100	OCMOD1 [R/W] B, H, W 000000	_	
0001В4н	CPCLRBH3, C CPCLRH3, CPC 11111111	CLRL3 [R] H, W		TL3 [R/W] H, W 00000000	Free-run
0001В8н	TCCSH3 [R/W] B, H, W 00000000	TCCSL3 [R/W] B, H, W 01000000	TCCSM3 [R/W] B, H, W 0000	ADTRGC3 [R/W] B, H, W -000-000	timer 3
0001ВСн	CPCLRBH4, CPC CPCLRH4, CPC 11111111	CLRL4 [R] H, W	TCDTH4, TCDTL4 [R/W] H, W 00000000 00000000		Free-run
0001С0н	TCCSH4 [R/W] B, H, W 00000000	TCCSL4 [R/W] B, H, W 01000000	TCCSM4 [R/W] B, H, W 0000	ADTRGC4 [R/W] B, H, W -000-000	timer 4

(Continued)

42

Addusss		Reg	ister		Diagle
Address	+0	+1	+2	+3	Block
0001С4н	CPCLRH5, CPC	CPCLRBH5, CPCLRBL5 [W] / CPCLRH5, CPCLRL 5 [R] H, W 11111111 11111111		TCDTH5, TCDTL5 [R/W] H, W 00000000 00000000	
0001С8н	TCCSH5 [R/W] B, H, W 00000000	TCCSL5 [R/W] B, H, W 01000000	TCCSM5 [R/W] B, H, W 0000	ADTRGC5 [R/W] B, H, W -000-000	timer 5
0001ССн	_	FRS7 [R/W] B, H, W -011-011	FRS6 [R/W] B, H, W -011-011	FRS5 [R/W] B, H, W -011-011	Free-run timer
0001D0н	_	_	FRS9 [R/W] B, H, W -011-011	FRS8 [R/W] B, H, W -011-011	selector 1
0001D4н	IPCPH4, IPC XXXXXXXX	PL4 [R] H, W XXXXXXXX	IPCPH5, IPC XXXXXXXX	PL5 [R] H, W XXXXXXXX	
0001D8н	IPCPH6, IPC XXXXXXXX	PL6 [R] H, W XXXXXXXX	IPCPH7, IPC XXXXXXXX	PL7 [R] H, W XXXXXXXX	ICU1
0001DСн	PICSH45 [W, R] B, H, W 00000000	PICSL45 [R/W] B, H, W 00000000	ICSH67 [R] B, H, W 00	ICSL67 [R/W] B, H, W 00000000	
0001Е0н	TMRRH3, TMR XXXXXXXX	RL3 [R/W] H, W XXXXXXXX	TMRRH4, TMRRL4 [R/W] H, W XXXXXXXX XXXXXXX		
0001Е4н		RL5 [R/W] H, W XXXXXXXX	_	_	Wave form
0001Е8н	DTCR3 [R/W] B, H, W 00000000	DTCR4 [R/W] B, H, W 00000000	DTCR5 [R/W] B, H, W 00000000	_	generator 1
0001ЕСн	_	SIGCR11 [R/W] B, H, W 00000000	_	SIGCR21 [R/W] B, H, W 000000-1	
0001F0н	ADCOMPE	1P3 [W]/ 33 [R] H, W 00000000	ADCOMPD3 [W]/ ADCOMPDB3 [R] H, W 00000000 00000000		
0001F4н	ADCOMPE	ADCOMP4 [W]/ ADCOMPB4 [R] H, W 00000000 00000000		PD4 [W]/ B4 [R] H, W 00000000	A/D
0001F8н	ADCOMPE	1P5 [W]/ 85 [R] H, W 00000000	ADCOMPD5 [W]/ ADCOMPDB5 [R] H, W 00000000 00000000		activating compare 1
0001FСн	_	ADTGBUF1 [R/W] B, H, W -000-111	ADTGSEL1 [R/W] B, H, W 000000	ADTGCE1[R/W] B, H, W 000000	

Addysss			Disak		
Address -	+0	+1	+2	+3	Block
000200н	0	DMACA0 [R/\ 0000000XXXX X		ХХ	
000204н	00	DMACB0 [R 0000000 00000000 X		ΚΧΧ	
000208н	0				
00020Сн	00	DMACB1 [R 0000000 00000000 X	-	ΚΧΧ	
000210н	0	DMACA2 [R/\ 0000000XXXX X>		XXX	DMAC
000214н	00	DMACB2 [R		ΚΧΧ	DIVIAC
000218н	0	DMACA3 [R/\ 0000000XXXX X\		XX	
00021Сн	00	DMACB3 [R		ΚΧΧ	
000220н	0				
000224н	DMACB4 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXX				
000228н					
to 00023Сн			_		(Reserved)
000240н		DMACR [R/ 000000			DMAC
000244н to 00039Сн		_	-		(Reserved)
0003А0н	DSP-PC [R/W] B, H, W 000000-0	DSP-CSR [R/W, R, W] B, H, W 00000000		_	
0003А4н	XX>	DSP-LY XXXXXX XXXXXXXX		xxxx	
0003А8н	XX>	DSP-OT XXXXXX XXXXXXXX		xxxx	MAC
0003АСн	XXX	DSP-OT1 [R], W XXXXXXXX XXXXXXXX XXXXXXXX			
0003В0н	XXX	DSP-OT XXXXXX XXXXXXXX		XXXX	
0003В4н	XX>	DSP-OT XXXXXX XXXXXXXX		xxxx	

Address	Register						
Address	+0 +1 +2 +3						
0003В8н	DSP-OT4 [R], W XXXXXXXX XXXXXXXX XXXXXXXX						
0003ВСн	XXX	DSP-OT XXXXX XXXXXXX	5 [R], W XXXXXXXX XXXXX	XXXX			
0003С0н	XXX	DSP-OT XXXXX XXXXXXX	6 [R], W XXXXXXXX XXXX	XXX			
0003С4н	XXX	DSP-OT XXXXX XXXXXXX	7 [R], W XXXXXXXX XXXXX	XXXX	MAC		
0003С8н			0 [R], W 00000000				
0003ССн	(DSP-AC	51 [R], W 00000000 00000000	0			
0003D0н	(DSP-AC	2 [R], W 00000000 00000000	0			
0003D4н to 0003EСн		_	-		(Reserved)		
0003F0н	BSD0 [W] W XXXXXXXX XXXXXXXX XXXXXXXX						
0003F4н	XXX	BSD1 [XXXXX XXXXXXX	R/W] W XXXXXXXX XXXXX	XXX	Bit search		
0003F8н	XXX	BSDC XXXXX XXXXXXX		XXX	module		
0003FСн	XXX	BSRR XXXXX XXXXXXX	[R] W XXXXXXXX XXXXX	XXX	_		
000400н	DDR0 [R/W] B, H, W 00000000	DDR1 [R/W] B, H, W 00000000	DDR2 [R/W] B, H, W 00000000	DDR3 [R/W] B, H, W 00000000			
000404н	DDR5 [R/W] B, H, W -0000000	DDR6 [R/W] B, H, W 00	DDR8 [R/W] B, H, W 00000000	DDR9 [R/W] B, H, W 00000000			
000408н	DDRA [R/W] B, H, W 00000	DDRB [R/W] B, H, W 00000000	DDRC [R/W] B, H, W 00000000	DDRD [R/W] B, H, W 0000	Port direction register		
00040Сн	DDRE [R/W] B, H, W 00000000	DDRF [R/W] B, H, W 00000000	DDRG [R/W] B, H, W 000000	DDRH [R/W] B, H, W 000000			
000410н	DDRJ [R/W] B, H, W 00000000	_	DDRL [R/W] B, H, W 000	DDRM [R/W] B, H, W 0000			

Address	Register				
Address	+0	+1	+2	+3	Block
000414н	DDRP [R/W] B, H, W 000000	DDRQ [R/W] B, H, W 000000	DDRR [R/W] B, H, W 000000	DDRS [R/W] B, H, W 000000	Port direction register
000418н, 00041Сн		_	_		(Reserved)
000420н	PFR0 [R/W] B, H, W 11111111	PFR1 [R/W] B, H, W 11111111	PFR2 [R/W] B, H, W 11111111	PFR3 [R/W] B, H, W 11111111	
000424н	PFR5 [R/W] B, H, W -1111111	PFR6 [R/W] B, H, W 11	PFR8 [R/W] B, H, W 0000	PFR9 [R/W] B, H, W 00000000	
000428н	_	_	PFRC [R/W] B, H, W 0-00-0	_	Port function
00042Сн	_	PFRF [R/W] B, H, W 0	PFRG [R/W] B, H, W 0-00-0	PFRH [R/W] B, H, W 0-00-0	register
000430н	PFRJ [R/W] B, H, W 0-0-0-0-	_		PFRM [R/W] B, H, W 0000	
000434н	_	PFRQ [R/W] B, H, W 000000	_	PFRS [R/W] B, H, W 000000	
000438н, 00043Сн		_	_		(Reserved)
000440н	ICR00 [R/W, R] B, H, W 11111	ICR01 [R/W, R] B, H, W 11111	ICR02 [R/W, R] B, H, W 11111	ICR03 [R/W, R] B, H, W 11111	
000444н	ICR04 [R/W, R] B, H, W 11111	ICR05 [R/W, R] B, H, W 11111	ICR06 [R/W, R] B, H, W 11111	ICR07 [R/W, R] B, H, W 11111	
000448н	ICR08 [R/W, R] B, H, W 11111	ICR09 [R/W, R] B, H, W 11111	ICR10 [R/W, R] B, H, W 11111	ICR11 [R/W, R] B, H, W 11111	Interrupt
00044Сн	ICR12 [R/W, R] B, H, W 11111	ICR13 [R/W, R] B, H, W 11111	ICR14 [R/W, R] B, H, W 11111	ICR15 [R/W, R] B, H, W 11111	controller
000450н	ICR16 [R/W, R] B, H, W 11111	ICR17 [R/W, R] B, H, W 11111	ICR18 [R/W, R] B, H, W 11111	ICR19 [R/W, R] B, H, W 11111	
000454н	ICR20 [R/W, R] B, H, W 11111	ICR21 [R/W, R] B, H, W 11111	ICR22 [R/W, R] B, H, W 11111	ICR23 [R/W, R] B, H, W 11111	

Address		Reg	ister		Block
Address	+0	+1	+2	+3	БЮСК
000458н	ICR24 [R/W, R] B, H, W 11111	ICR25 [R/W, R] B, H, W 11111	ICR26 [R/W, R] B, H, W 11111	ICR27 [R/W, R] B, H, W 11111	
00045Сн	ICR28 [R/W, R] B, H, W 11111	ICR29 [R/W, R] B, H, W 11111	ICR30 [R/W, R] B, H, W 11111	ICR31 [R/W, R] B, H, W 11111	
000460н	ICR32 [R/W, R] B, H, W 11111	ICR33 [R/W, R] B, H, W 11111	ICR34 [R/W, R] B, H, W 11111	ICR35 [R/W, R] B, H, W 11111	Interrupt
000464н	ICR36 [R/W, R] B, H, W 11111	ICR37 [R/W, R] B, H, W 11111	ICR38 [R/W, R] B, H, W 11111	ICR39 [R/W, R] B, H, W 11111	controller
000468н	ICR40 [R/W, R] B, H, W 11111	ICR41 [R/W, R] B, H, W 11111	ICR42 [R/W, R] B, H, W 11111	ICR43 [R/W, R] B, H, W 11111	
00046Сн	ICR44 [R/W, R] B, H, W 11111	ICR45 [R/W, R] B, H, W 11111	ICR46 [R/W, R] B, H, W 11111	ICR47 [R/W, R] B, H, W 11111	
000470н to 00047Сн		_	_		(Reserved)
000480н	RSRR [R/W] B, H, W 1-0-0-00	STCR [R/W] B, H, W 001100-1	TBCR [R/W] B, H, W 00XXX-00	CTBR [W] B, H, W XXXXXXXX	Clock
000484н	CLKR [R/W] B, H, W -000-000	_	DIVR0 [R/W] B, H, W 00000011	DIVR1 [R/W] B, H, W 00000000	control block
000488н to 0004FCн		_	_		(Reserved)
000500н	_	AICR0 [R/W] B, H, W 1111	_		
000504н	ADCS0 [R/W, W] B, H, W 0000000-	_	ADCH0 [R/W] B, H, W 0000	ADMD0 [R/W] B, H, W 00001111	8/10-bit A/D converter 0
000508н	ADCD000 10XX X			ADCD010 [R] B, H, W 10XX XXXXXXXX	
00050Сн	ADCD020 10XX X	R] B, H, W XXXXXXX	ADCD030 10XX X	[R] B, H, W XXXXXXX	(Continued)

A d due		Reg	ister		Disale	
Address	+0	+1	+2	+3	Block	
000510н	_	AICR1 [R/W] B, H, W 1111	_	<u> </u>		
000514н	ADCS1 [R/W, W] B, H, W 0000000-		ADCH1 [R/W] B, H, W 0000	ADMD1 [R/W] B, H, W 00001111	8/10-bit A/D converter 1	
000518н	ADCD001 10XX X	[R] B, H, W XXXXXXX		[R] B, H, W XXXXXXX	(4 channels)	
00051Сн	ADCD021 10XX X	[R] B, H, W XXXXXXX		[R] B, H, W XXXXXXX		
000520н	_	AICR3 [R/W] B, H, W 1111	_	_		
000524н	ADCS3 [R/W, W] B, H, W 0000000-	_	ADCH3 [R/W] B, H, W 0000	ADMD3 [R/W] B, H, W 00001111	12-bit A/D converter 3	
000528н	ADCD003 10XXXX)	[R] B, H, W XXXXXXX	ADCD013 [R] B, H, W 10XXXX XXXXXXX		(4 channels)	
00052Сн	ADCD023 10XXXX)	[R] B, H, W XXXXXXX	ADCD033 [R] B, H, W 10XXXX XXXXXXXX			
000530н	_	AICR4 [R/W] B, H, W 1111	_	_		
000534н	ADCS4 [R/W, W] B, H, W 0000000-	_	ADCH4 [R/W] B, H, W 0000	ADMD4 [R/W] B, H, W 00001111	12-bit A/D converter 4	
000538н	ADCD004 10XXXX)	[R] B, H, W XXXXXXX		[R] B, H, W XXXXXXXX	(4 channels)	
00053Сн	ADCD024 10XXXX)	[R] B, H, W XXXXXXX		[R] B, H, W XXXXXXX		
000540н	RCR10 [W] B, H, W XXXXXXXX	RCR00 [W] B, H, W XXXXXXXX	UDCR10 [R] B, H, W 00000000	UDCR00 [R] B, H, W 00000000	Up/down	
000544н	CCRH0 [R/W] B, H, W 00000000	CCRL0 [R/W, R] B, H, W -0001000	_	CSR0 [R/W, R] B, H, W 00000000	counter 0	
000548н to 00055Сн		_	_		(Reserved)	

10	A ddwaaa		Reg	ister		Disak
000560H	Address	+0	+1	+2	+3	Block
000564н B, H, W 0000000 B, H, W 00000000 B, H, W 00000000 Multifunction serial interface 4 000568н — ISMK4 [R/W] B, H, W 011111111 ISBA4 [R/W] B, H, W 00000000 ISMK4 [R/W] B, H, W 00000000 ISBA4 [R/W] B, H, W 00000000 Isba5 [R/W] B, H, W 000000000 Isba5 [R/W] B, H, W 00000000 Isba5 [R/W] B, H, W 000000000 Isba5 [R/W] B, H, W 000000000 <td>000560н</td> <td>B, H, W</td> <td>IBSR4 [R/W, R] B, H, W</td> <td>IBCR4 [R/W, R] B, H, W</td> <td>B, H, W</td> <td></td>	000560н	B, H, W	IBSR4 [R/W, R] B, H, W	IBCR4 [R/W, R] B, H, W	B, H, W	
O00568H	000564н	B, H, W	B, H, W			function
00056CH B, H, W 00000000 BSR5 [R/W, R] B, H, W 000000000 SCR5 [R/W] B, H, W 00000000 SMR5 [R/W] B, H, W 00000000 SMR5 [R/W] B, H, W 00000000 BMR5 [R/W] B, H, W 0011111111 SMR5 [R/W] B, H, W 0011111111 SMR5 [R/W] B, H, W 00000000 SERS5 [R/W] B, H, W 000000000	000568н	_	_	B, H, W	B, H, W	
000570H Sh H, W 00000001 B, H, W 00000000 B, H, W 00000000 B B B B B H, W 00000000 B B B B B B B	00056Сн	B, H, W	B, H, W	B, H, W	B, H, W	
000574н B, H, W 00000000 B, H, W 00000000 B, H, W 00000000 Multifunction serial interface 5 000578н — ISMK5 [R/W] B, H, W 01111111 ISBA5 [R/W] B, H, W 00000000 Island [R/W] B, H, W 000000000 Island [R/W] B, H, W 00000000 Island [R/W] B, H,	000570н	B, H, W	IBSR5 [R/W, R] B, H, W	IBCR5 [R/W, R] B, H, W	B, H, W	
O00578H	000574н	B, H, W	B, H, W			
00057Сн B, H, W 00000000 BT1TMCR [R/W] B, H, W 000000000 BT1TMCR [R/W] B, H, W 000000000 BT1TMCR [R/W] B, H, W 00000000 BT1PCSR/BT1PRLL [R/W] B, H, W 00000000 BT1PDUT/BT1PRLH/BT1DTBF [R/W] H, W 00000000 BT1PDUT/BT1PRLH/BT1DTBF [R/W] B, H, W 00000000 (Reserved) BT2TMCR [R/W] B, H, W 00000000 CRESERVED) BT2TMCR [R/W] B, H, W 00000000 BT2TMCR [R/W] B, H, W 00000000 BT2TMCR [R/W] B, H, W 00000000 CRESERVED) BT2TMCR [R/W] B, H, W 00000000 CRESERVED) BT2TMCR [R/W] B, H, W 000000000 CRESERVED) BT2TMCR [R/W] B, H, W 0000000000 CRESERVED) BT2TMCR [R/W] B, H, W 00000000000 CRESERVED) BT2TMCR [R/W] B, H, W 0000000000000 CRESERVED) BT2TMCR [R/W] B, H, W 000000000000000 CRESERVED) BT2TMCR [R/W] B DT2TMCR [R/W] B, H, W 0000000000000000 CRESERVED) BT2TMCR [R/W] B DT2TMCR [R/W] B DT2TMCR [R/W] B DT2TMCR [R/W] B DT2TMCR [R/W	000578н	_	_	B, H, W	B, H, W	
000580H 00000000 00000000 -0000000 00000000 000584H — BT1STC [R/W] B 00000000 — 000588H BT1PCSR/BT1PRLL [R/W] H, W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	00057Сн	B, H, W	B, H, W	B, H, W	B, H, W	
000584H — 00000000 — Base timer of time of	000580н					
000588н H, W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	000584н	_		_	_	Base timer 1
000590н BT2TMR [R] B, H, W BT2TMCR [R/W] B, H, W -0000000 00000000	000588н	H,	W	H, W		
00000000 000000000 -00000000 -00000000	00058Сн		_	_		(Reserved)
DTOCTO (DAM) D	000590н					
	000594н	_	BT2STC [R/W] B 00000000	_	_	Base timer 2
BT2PCSR/BT2PRLL [R/W] BT2PDUT/BT2PRLH/BT2DTBF [R/W]	000598н	H,	W	H,	W	
00059Cн — (Reserved)	00059Сн		_	.		(Reserved)

Address		Reg	ister		Block
Address	+0	+1	+2	+3	- DIOCK
0005А0н	BT3TMR [00000000			R/W] B, H, W 00000000	
0005А4н		BT3STC [R/W] B 00000000	_	_	Base timer 3
0005А8н	BT3PCSR/BT H, XXXXXXXX	W	H,	LH/BT3DTBF [R/W] W XXXXXXXX	
0005АСн		_	_		(Reserved)
0005B0н to 0005FCн		_	_		(Reserved)
000600н	PCR0 [R/W] B, H, W 00000000	PCR1 [R/W] B, H, W 00000000	PCR2 [R/W] B, H, W 00000000	PCR3 [R/W] B, H, W 00000000	
000604н	PCR5 [R/W] B, H, W -0000000	PCR6 [R/W] B, H, W 00	PCR8 [R/W] B, H, W 00000000	PCR9 [R/W] B, H, W 00000000	
000608н	PCRA [R/W] B, H, W 00000	PCRB [R/W] B, H, W 00000000	PCRC [R/W] B, H, W 00000000	PCRD [R/W] B, H, W 0000	Pull-up resistor
00060Сн	PCRE [R/W] B, H, W 00000000	PCRF [R/W] B, H, W 00000000	PCRG [R/W] B, H, W 000000	PCRH [R/W] B, H, W 000000	control register
000610н	PCRJ [R/W] B, H, W 00000000	_	PCRL [R/W] B, H, W 000	PCRM [R/W] B, H, W 0000	
000614н	PCRP [R/W] B, H, W 000000	PCRQ [R/W] B, H, W 000000	PCRR [R/W] B, H, W 000000	PCRS [R/W] B, H, W 000000	
000618н to 00063Сн		_	_		(Reserved)
000640н	ASR0 [R 00000000 0		-	/W] H, W 000000 *2	
000644н	44 _H ASR1 [R/W] H, W ACR1 [R/W] H, W XXXXXXX XXXXXXX *2 XXXXXX *2			External bus interface	
000648н	ASR2 [R. XXXXXXXX >		H, W ACR2 [R/W] H, W		
00064Сн					

Address		Block				
Address	+0	+3	DIOCK			
000650н to 00065Сн		-	_			
000660н	AWR0 [R 0111 1					
000664н	AWR2 [R XXXX X		_	_	External bus interface	
000668н to 00067Сн		-	_			
000680н	CSER [R/W] B, H 001		_			
000684н to 0007F8н		_				
0007FСн	_	MODR [W]				
000800н to 000FFCн		_	_		(Reserved)	
001000н	XXX		R/W] W	xxx		
001004н	XXX		R/W] W	xxx		
001008н	XXX					
00100Сн	XXX	DMAC				
001010н	XXX					
001014н	XXX					
001018н	XXX		R/W] W	xxx		

Address		Block					
Address	+0	+1	+2	+3	BIOCK		
00101Сн	XXX	DMADA3 XXXXXX XXXXXXX		XXXXX			
001020н	XXX	DMASA4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX					
001024н	XXX	DMADA4 XXXXX XXXXXXX		XXXXX			
001028н to 006FFCн		-	-		(Reserved)		
007000н	FLCR [R/W, R] B X-0-		_				
007004н	FLWC [R/W] B 011		_		Flash — memory		
007008н to 007010н		_	_				
007014н to 00701Сн		_	_		(Reserved)		
007020н	WREN 00000000			_			
007024н to 00702Сн		_	_				
007030н) 00AWXXXXXXX					
007034н	XXX) 00DW XXXXXXX XXXXX		«xxxx			
007038н		WA01 [·	Wild register		
00703Сн	XXX	«xxxx	control block				
007040н							
007044н	XXX						
007048н							
00704Сн	XXX	WD03 [XXXXX XXXXXX		×××××			

(Continued)

52

A alabas a a	Register							
Address —	+0 +1 +2 +3							
007050н			4 [R/W] W XXXXXXXX XXXXXX					
007054н	XXX		4 [R/W] W (X XXXXXXXX XXXXX	XXX				
007058н			5 [R/W] W XXXXXXX XXXXXX					
00705Сн	XXX		5 [R/W] W XX XXXXXXXX XXXXX	xxx				
007060н			6 [R/W] W XXXXXXXX XXXXXX					
007064н	XXX		6 [R/W] W	XXX				
007068н			7 [R/W] W XXXXXXXX XXXXXX					
00706Сн	XXX		7 [R/W] W	XXX	Wild register control block			
007070н			8 [R/W] W XXXXXXXX XXXXXX					
007074н	XXX		8 [R/W] W XX XXXXXXXX XXXXX	XXX				
007078н			9 [R/W] W XXXXXXXX XXXXXX					
00707Сн	XXX		9 [R/W] W XX XXXXXXXX XXXXX	XXX				
007080н			D [R/W] W XXXXXXXX XXXXXX					
007084н	XXX		0 [R/W] W XX XXXXXXXX XXXXX	XXX				
007088н			1 [R/W] W XXXXXXXX XXXXXX					
00708Сн	XXX		1 [R/W] W XX XXXXXXXX XXXXX	xxx				
007090н			2 [R/W] W XXXXXXXX XXXXXX					
007094н	XXX		2 [R/W] W XX XXXXXXXX XXXXX	XXX				
007098н			3 [R/W] W XXXXXXXX XXXXXX					
00709Сн	XXX		3 [R/W] W	xxx				

(Continued)

V dq xo o o			Blook			
Address	+0	+1	+2	+3	Block	
0070А0н			[R/W] W XXXXXX XXXXXX	-		
0070А4н	xxx		[R/W] W X XXXXXXXX XXXX	XXXX	Wild register	
0070А8н			[R/W] W XXXXXX XXXXXX	-	control block	
0070АСн	XXX		[R/W] W XXXXXXXXX XXXX	XXXX		
0070В0н to 00ВFFСн		_				
00С000н to 00С0FСн			ient RAM) [R/W] 32-bit			
00С100н to 00С1FСн		Y-RAM (variable RAM) [R/W] 64 × 32-bit				
00С200н to 00С3FСн			tion RAM) [R/W] 32-bit			
00С400н to 00FFFСн					(Reserved)	
010000н to 0FFFFCн		-	_		(Reserved)	

^{*1 :} The lower 16 bits (DTC15 to DTC0) of DMACA0 to DMACA4 cannot be accessed as bytes.

Notes: • Data is undefined in reserved or (—) area.

- Do not execute read modify write (RMW) instruction on registers having a write-only bit.
- The initial values are varied depending on the product series. Please refer to the hardware manual of MB91470/480 for more details.

^{*2 :} Register whose initial value depends on the reset level. The initial values shown are for INITX = "L".

■ INTERRUPT VECTOR

	Interrupt	number	Intovviont		TDD defeult
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	TBR default address
Reset	0	00	_	3FСн	000FFFFCн
Mode vector	1	01	_	3F8н	000FFFF8н
System reserved	2	02	_	3F4н	000FFFF4н
System reserved	3	03	_	3F0н	000FFFF0н
System reserved	4	04	_	3ЕСн	000FFFECн
System reserved	5	05	_	3Е8н	000FFFE8н
System reserved	6	06	_	3Е4н	000FFFE4н
Coprocessor absent trap	7	07	_	3Е0н	000FFFE0н
Coprocessor error trap	8	08	_	3DСн	000FFFDCн
INTE instruction	9	09	_	3D8н	000FFFD8н
System reserved	10	0A	_	3D4н	000FFFD4н
System reserved	11	0B	_	3D0н	000FFFD0н
Step trace trap	12	0C	_	3ССн	000FFFCCн
NMI request (tool)	13	0D	_	3С8н	000FFFC8н
Undefined instruction exception	14	0E	_	3С4н	000FFFC4н
NMI request	15	0F	_	3С0н	000FFFC0н
External interrupt 0	16	10	ICR00	3ВСн	000FFFBСн
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н
External interrupt 4	20	14	ICR04	ЗАСн	000FFFACн
External interrupt 5	21	15	ICR05	3А8н	000FFFA8н
External interrupt 6	22	16	ICR06	3А4н	000FFFA4н
External interrupt 7	23	17	ICR07	3А0н	000FFFA0н
Reload timer 0	24	18	ICR08	39Сн	000FFF9Сн
Reload timer 1	25	19	ICR09	398н	000FFF98н
Base timer 0 (source 0/source 1)	26	1A	ICR10	394н	000FFF94н
Multi-function serial interface 0 (UART transmission completed/reception completed/I ² C status)	27	1B	ICR11	390н	000FFF90н
Multi-function serial interface 1 (UART transmission completed/reception completed/I ² C status)	28	1C	ICR12	38Сн	000FFF8Сн
Base timer 1 (source 0/source 1)	29	1D	ICR13	388н	000FFF88н

	Interrupt	number	Intowers		TBR default
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	address
Base timer 2/3 (source 0/source 1) Up/down counter 0	30	1E	ICR14	384н	000FFF84н
DTTI0/DTTI1	31	1F	ICR15	380н	000FFF80н
DMAC0 (end/error)	32	20	ICR16	37Сн	000FFF7Сн
DMAC1 (end/error)	33	21	ICR17	378н	000FFF78н
DMAC2/3/4 (end/error)	34	22	ICR18	374н	000FFF74н
Multi-function serial interface 2 (UART transmission completed/reception completed/l ² C status)	35	23	ICR19	370н	000FFF70н
Multi-function serial interface 3 (UART transmission completed/reception completed/l ² C status)	36	24	ICR20	36Сн	000FFF6Сн
Multi-function serial interface 4 (UART transmission completed/reception completed/I ² C status)	37	25	ICR21	368н	000FFF68н
Multi-function serial interface 5 (UART transmission completed/reception completed/l ² C status)	38	26	ICR22	364н	000FFF64н
MAC	39	27	ICR23	360н	000FFF60н
PPG0/PPG1	40	28	ICR24	35Сн	000FFF5Сн
PPG2/PPG3/PPG8/PPG9	41	29	ICR25	358н	000FFF58н
PPG4/PPG5/PPG10/PPG11	42	2A	ICR26	354н	000FFF54н
PPG6/PPG7/PPG12/PPG13/PPG14/PPG15	43	2B	ICR27	350н	000FFF50н
Wave form generator 0/3 (underflow)	44	2C	ICR28	34Сн	000FFF4Сн
Wave form generator 1/4 (underflow)	45	2D	ICR29	348н	000FFF48н
Wave form generator 2/5 (underflow)	46	2E	ICR30	344н	000FFF44н
Timebase timer overflow	47	2F	ICR31	340н	000FFF40н
External interrupt 8/9/10/11/12/13/14/15	48	30	ICR32	33Сн	000FFF3Сн
Free-run timer 0/3 (compare clear)	49	31	ICR33	338н	000FFF38н
Free-run timer 0/3 (zero detection)	50	32	ICR34	334н	000FFF34н
Free-run timer 1/4 (compare clear)	51	33	ICR35	330н	000FFF30н
Free-run timer 1/4 (zero detection)	52	34	ICR36	32Сн	000FFF2Сн
Free-run timer 2/5 (compare clear)	53	35	ICR37	328н	000FFF28н
Free-run timer 2/5 (zero detection)	54	36	ICR38	324н	000FFF24н
8/10-bit A/D converter 2	55	37	ICR39	320н	000FFF20н
8/10-bit A/D converter 0/ 12-bit A/D converter 3	56	38	ICR40	31Сн	000FFF1Сн

	Interrup	t number	Interrupt		TBR default
Interrupt source	Decimal	Hexa- decimal	level	Offset	address
8/10-bit A/D converter 1/ 12-bit A/D converter 4	57	39	ICR41	318н	000FFF18н
ICU0/ICU1/ICU4/ICU5 (capture)	58	3A	ICR42	314н	000FFF14н
ICU2/ICU3/ICU6/ICU7 (capture)	59	3B	ICR43	310н	000FFF10н
OCU0/OCU1/OCU6/OCU7 (match)	60	3C	ICR44	30Сн	000FFF0Сн
OCU2/OCU3/OCU8/OCU9 (match)	61	3D	ICR45	308н	000FFF08н
OCU4/OCU5/OCU10/OCU11 (match)	62	3E	ICR46	304н	000FFF04н
Interrupt delay source bit	63	3F	ICR47	300н	000FFF00н
System reserved (Used by REALOS)	64	40	_	2ГСн	000FFEFCн
System reserved (Used by REALOS)	65	41	_	2F8н	000FFEF8 _H
System reserved	66	42	_	2F4н	000FFEF4н
System reserved	67	43	_	2F0н	000FFEF0н
System reserved	68	44	_	2ЕСн	000FFEECн
System reserved	69	45	_	2Е8н	000FFEE8н
System reserved	70	46	_	2Е4н	000FFEE4н
System reserved	71	47	_	2Е0н	000FFEE0н
System reserved	72	48	_	2DC _H	000FFEDCн
System reserved	73	49	_	2D8н	000FFED8н
System reserved	74	4A	_	2D4н	000FFED4н
System reserved	75	4B	_	2D0н	000FFED0н
System reserved	76	4C	_	2ССн	000FFECCн
System reserved	77	4D	_	2С8н	000FFEC8н
System reserved	78	4E	_	2С4н	000FFEC4н
System reserved	79	4F	_	2С0н	000FFEC0н
Used by INT instruction	80 to 255	50 to FF	_	2ВСн to 000н	000FFEBCн to 000FFC00н

■ PIN STATUS IN EACH CPU STATE

Terms used as the status of pins mean as follows.

- Input enabled
 Means that the input function can be used.
- Input disabled Indicates that the input function cannot be used.
- Input fixed to "0"
 A state of a pin, in which "0" is transmitted to internal circuitry, with the external input shut off by the input gate adjacent to the pin.
- Output Hi-Z
 Means to place a pin in a high impedance state by disabling the pin driving transistor from driving.
- Preserving the previous state
 Means to output the state existing immediately prior to entering this mode.
 That is, to output according to an internal resource with an output when it is operating or to preserve an output when the output is provided, for example, as a port.
- Input enabled when external interrupt function selected and enabled Inputs are allowed only when the pin is configured as an external interrupt request input pin and the external interrupt request is enabled.

• List of pin status

Pin name	Function	During in	itialization	In sleen mode	In stop	mode
Fin name	runction	INITX = "L"*1	INITX = "H"*2	In sleep mode	HIZ = 0	HIZ = 1
P00 to P07	D16 to D23					
P10 to P17	D24 to D31					
P20 to P27	A00 to A07					
P30 to P37	A08 to A15					
P50 to P52	CS0X to CS2X	Output Hi-Z/	Output Hi-Z/	Retention of	Retention of	Output Hi-Z/
P53	ASX	Input dis- abled	Input enabled	the immediate- ly prior state	the immediate- ly prior state	Input "0" fixed
P54	RDX					
P55, P56	WR0X, WR1X					
P60	SYSCLK					
P61	RDY					
NMIX	NMIX	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
P80 to P83	INT0 to INT3					
P84	INT4/PPG4					
P85	INT5/PPG5					Output Hi-Z/
P86	INT6/PPG6					Input "0" fixed
P87	INT7/PPG7		tput Hi-Z/ iput dis- abled Output Hi-Z/ Input enabled			
P90	INT8/PPG8	Output Hi-7/		Input enabled		
P91	INT9/PPG9	Input dis-			Input enabled	Input enabled
P92	INT10/PPG10	abled				when interrupt function selected and enabled
P93	INT11/PPG11					
P94	INT12/PPG12					
P95	INT13/PPG13					
P96	INT14/PPG14					
P97	INT15/PPG15					
PA0 to PA4	ADTG0 to ADTG4	Output Hi-Z/ Input dis- abled	Output Hi-Z/ Input enabled	Retention of the immediate- ly prior state	Retention of the immediate- ly prior state	Output Hi-Z/ Input "0" fixed
PB0 to PB3	AN0-0 to AN0-3					
PB4 to PB7	AN1-0 to AN1-3					
PC0	AN2-0/SCK4	Output Hi-Z/ Input dis-	Output Hi-Z/	Retention of the immediate-	Retention of the immediate-	Output Hi-Z/
PC1	AN2-1/SIN4	abled	Input "0" fixed	ly prior state	ly prior state	Input "0" fixed
PC2	AN2-2/SOT4					
PC3	AN2-3/SCK5					
PC4	AN2-4/SIN5					
PC5	AN2-5/SOT5					
PC6, PC7	AN2-6, AN2-7					



Pin name	Function	During ini	tialization	In sleen mode	In stop mode		
Pin name	runction	INITX = "L"*1	INITX = "H"*2	In sleep mode	HIZ = 0	HIZ = 1	
PD0 to PD3	AN2-8 to AN2-11						
PE0 to PE3	AN3-0 to AN3-3	Output Hi-Z/ Input disabled	Output Hi-Z/ Input "0" fixed	Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input "0" fixed	
PE4 to PE7	AN4-0 to AN4-3						
PF0	CLKPOUT	Output Hi-Z/	Output Hi-Z/	Retention of the	Retention of the	Output Hi-Z/	
PF1 to PF6	GPIO	Input disabled	Input enabled	immediately prior state	immediately prior state	Input "0" fixed	
PG0, PG3	SCK0, SCK1						
PG1, PG4	SIN0, SIN1					Output Hi-Z/ Input "0" fixed	
PG2, PG5	SOT0, SOT1	Output Hi-Z/	Output Hi-Z/ Input enabled	Retention of the immediately prior state	Retention of the immediately prior state		
PH0, PH3	SCK2, SCK3	Input disabled					
PH1, PH4	SIN2, SIN3						
PH2, PH5	SOT2, SOT3						
PJ0, PJ2, PJ4, PJ6	TIN0 to TIN3	Output Hi-Z/	Output Hi-Z/ Input enabled	Retention of the immediately prior state Retention of the immediately prior state	Retention of the	Output Hi-Z/ Input "0" fixed Output Hi-Z/ Input "0" fixed	
PJ1, PJ3, PJ5, PJ7	TOUT0 to TOUT3	Input disabled			immediately prior state		
PL0	AIN0	,			Retention of the immediately		
PL1	BIN0	Output Hi-Z/ Input disabled	Output Hi-Z/ Input enabled				
PL2	ZIN0	mpat aloabioa	mpat onabioa		prior state	input o fixou	
PM0 to PM3	PPG0 to PPG3	Output Hi-Z/ Input disabled	Output Hi-Z/ Input enabled	Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input "0" fixed	
PP0 to PP3	IC0 to IC3						
PP4	CKI0	Output Hi-Z/	Output Hi-Z/	Retention of the	Retention of the	Output Hi-Z/	
PP5	DTTI0	Input disabled	Input enabled	immediately	immediately	Input "0" fixed	
PQ0 to PQ5	RTO0 to RTO5			prior state	prior state		
PR0 to PR3	IC4 to IC7						
PR4	CKI1			Retention of the	Retention of the		
PR5	DTTI1	Output Hi-Z/	Output Hi-Z/	immediately	immediately	Output Hi-Z/	
PS0 to PS5	RTO6 to RTO11	Input disabled	Input enabled	prior state	prior state	Input "0" fixed	

^{*1 :} INITX = "L" : Indicates the pin status with INITX remaining at the "L" level.

^{*2 :} INITX = "H" : Indicates the pin status existing immediately after INITX transition from "L" to "H" level.



• List of pin status (external bus mode)

Pin name	Function	During ini	tialization	In alcan made	In stop r	node
Pili lialile	FullCuon	INITX = "L"*1	INITX = "H"*2	In sleep mode	HIZ = 0	HIZ = 1
P00 to P07	D16 to D23					
P10 to P17	D24 to D31					
P20 to P27	A00 to A07					
P30 to P37	A08 to A15					
P50 to P52	CS0X to CS2X	Output Hi-Z	Output Hi-Z	Retention of the immediately	Retention of the	Output Hi-Z
P53	ASX			prior state	immediately prior state	
P54	RDX					
P55, P56	WR0X, WR1X					
P60	SYSCLK					
P61	RDY	Input disabled	Input disabled			Input "0" fixed

^{*1 :} INITX = "L" : Indicates the pin status with INITX remaining at the "L" level.

^{*2 :} INITX = "H" : Indicates the pin status existing immediately after INITX transition from "L" to "H" level.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Donometer	Cumbal	Rat	ting	Unit	Domayka
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.5	Vss + 6.0	V	
Analog power supply voltage*1,*2,*6	AVCC10 AVCC12	Vss - 0.5	Vss + 6.0	V	
Analog reference voltage*7	AVRHn	Vss - 0.5	Vss + 6.0	V	
Input voltage*1	Vı	Vss - 0.3	Vcc + 0.3	V	
Analog pin input voltage*1	VIA	Vss - 0.3	AVcc + 0.3	V	
Output voltage*1	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level maximum output current*3	loL	_	10	mA	
"L" level average output	la		4	mA	Except port Q0 to Q5 and S0 to S5
current*4	lolav	_	12	mA	Port Q0 to Q5 and S0 to S5
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current*5	ΣΙοιαν		50	mA	
"H" level maximum output current*3	Іон	—	-10	mA	
"H" level average output	1		-4	mA	Except port Q0 to Q5 and S0 to S5
current *4	Іонач		-12	mA	Port Q0 to Q5 and S0 to S5
"H" level total maximum output current	ΣІон		-100	mA	
"H" level total average output current*5	ΣΙομαν	—	-50	mA	
Power consumption	PD	_	800	mW	
Storage temperature	Тѕтс	-55	+125	°C	

^{*1 :} These parameters are based on the condition that $V_{SS} = AVSS10 = AVSS12 = 0 \text{ V}$.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} Be careful not to exceed $V_{\text{CC}} + 0.3 \text{ V}$, for example, when the power is turned on. Be careful to set AVCC10, AVCC12 equal V_{CC} , for example, when the power is turned on.

^{*3:} The maximum output current is the peak value for a single pin.

^{*4:} The average output is the average current for a single pin over a period of 100 ms.

^{*5:} The total average output current is the average current for all pins over a period of 100 ms.

^{*6:} AVCC10 is the analog supply voltage for the 8/10-bit A/D converter, and AVCC12 is the analog supply voltage for the 12-bit A/D converter.

^{*7:} AVRHn=AVRH0/AVRH1/AVRH2 are the analog reference voltage for the 8/10-bit A/D converter, and AVRH3/AVRH4 are the analog reference voltage for the 12-bit A/D converter.

2. Recommended Operating Conditions

 $(V_{SS} = AVSS10 = AVSS12 = 0.0 V)$

Parameter	Symbol	Va	lue	Unit	Remarks
raidilletei	Syllibol	Min	Max	Oilit	nemarks
Power supply voltage	Vcc	4.0	5.5	V	
Analog power supply voltage	AVCC10	Vss + 4.0	Vss + 5.5	V	For all 8/10-bit A/D converter (common use)
Arialog power supply voltage	AVCC12	Vss + 4.0	Vss + 5.5	V	For all 12-bit A/D converter (common use)
	AVRH0	AVSS10	AVCC10	V	For 8/10-bit A/D converter 0
	AVRH1	AVSS10	AVCC10	V	For 8/10-bit A/D converter 1
Analog reference voltage	AVRH2	AVSS10	AVCC10	V	For 8/10-bit A/D converter 2
	AVRH3	AVSS12	AVCC12 V		For 12-bit A/D converter 3
	AVRH4	AVSS12	AVCC12	V	For 12-bit A/D converter 4
(-) Analog input signal voltage range	ANINN	AVSS12	AVCC12/2	V	5 U 40 U 14 A /D
(+) Analog input signal voltage range	ANINP	AVSS12	AVCC12	V	For all 12-bit A/D converters (common use) (under differential mode)
ANINN-ANINP voltage difference	ANINN- ANINP	_	AVCC12/4	٧	(,
Operating temperature	Ta	- 40	+ 70	°C	When mounted on single-layer PCB*
Operating temperature	IA	– 4 0	+ 85	C	When mounted on four-layer PCB*

^{*:} The remaining rating values assume four-layer PCB.

Note: During power-on, it takes approximately 600 μs for the internal power supply to stabilize after the Vcc power supply has stabilized. Continue to assert the INITX pin during this period.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(Vcc = 4.0 V to 5.5 V, Vss = AVSS10 = AVSS12 = 0.0 V)

Parameter	Cumbal	Pin Name	Condition		Value		Unit	Remarks
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Onit	Remarks
"H" level input	VIH	CMOS input pin	_	Vcc × 0.7		Vcc	٧	
voltage	VIHS	CMOS hysteresis input pin		Vcc × 0.8	_	Vcc	V	
"L" level input	VIL	CMOS input pin	_	Vss		Vcc × 0.3	V	
voltage	VILS	CMOS hysteresis input pin	_	Vss	_	Vcc × 0.2	V	
"H" level	Vон1	Except port Q0 to Q5 and port S0 to S5	$V_{CC} = 5.0 \text{ V},$ $I_{OH} = 4 \text{ mA}$	Vcc - 0.5	_	_	٧	
output voltage	V OH2	Port Q0 to Q5 and port S0 to S5	Vcc = 5.0 V, Іон = 12 mA	Vcc - 0.5	_	_	٧	
"L" level output	V _{OL1}	Except port Q0 to Q5 and port S0 to S5	Vcc = 5.0 V, loL = 4 mA	_	_	Vss + 0.4	V	
voltage	V _{OL2}	Port Q0 to Q5 and port S0 to S5	Vcc = 5.0 V, loL = 12 mA	_	_	Vss + 0.4	V	
Input leak current	lu	_	Vcc = 5.0 V, Vss < Vı < Vcc	- 5		_	μΑ	
Pull-up resistance	Rpull	INITX, pull-up pin		_	50		kΩ	
Power supply	Icc	vcc	Flash memory $Vcc = 5.0 \text{ V}$, $fc = 20 \text{ MHz}$, $PLL \times 4$,	_	_	100	mA	When the multiply and accumulate unit is not used.
current			CLKB = 80 MHz CLKP = 40 MHz CLKT = 40 MHz		_	140	mA	When the multiply and accumulate unit is used.

(Continued)

(Vcc = 4.0 V to 5.5 V, Vss = AVSS10 = AVSS12 = 0.0 V)

Parameter	Cumbal	Pin Name	Condition		Value		Unit	Remarks
Parameter	Symbol	Pin Name	Condition	Min	Тур	Max	Unit	Remarks
	lcc	vcc	MASK ROM $Vcc = 5.0 \text{ V},$ $fc = 20 \text{ MHz},$ $PLL \times 4,$			65	mA	When the multiply and accumulate unit is not used.
			CLKB = 80 MHz CLKP = 40 MHz CLKT = 40 MHz	l		105	mA	When the multiply and accumulate unit is used.
Power supply current Iccs VCC	VCC	$Vcc = 5.0 \text{ V},$ $fc = 20 \text{ MHz},$ $PLL \times 4,$	ĺ		50	mA	In sleep mode (When multiplication and addition calculator circuit is not used.)	
	ices	VOC	CLKB = 80 MHz CLKP = 40 MHz CLKT = 40 MHz	_		80	mA	In sleep mode (When multiplication and addition calculator circuit is used.)
	Іссн	VCC	$V_{CC} = 5.0 \text{ V},$ $T_A = +25 {}^{\circ}\text{C}$		_	350	μА	In stop mode
	ICCH	• • • • • • • • • • • • • • • • • • • •	$V_{CC} = 5.0 \text{ V},$ $T_A = +85 {}^{\circ}\text{C}$	_	_	1500	μА	In stop mode
Input capacitance	Cin	Other than VCC, VSS, AVSS12, AVSS10, AVCC12, AVCC10, AVRH0, AVRH1, AVRH2, AVRH3, AVRH4	_	_	5	15	pF	

4. Flash Memory Write/Erase Characteristics

Davamatav	Candition		Value		l lm!s	Domostko
Parameter	Condition	Min	Тур	Max	Unit	Remarks
Sector erase time (8 Kbytes sectors)	$V_{CC} = 5.0 \text{ V},$ $T_A = +25 \text{ °C}$	_	0.5	2.0	s	Not including time for internal writing before deletion.
Word write time	$V_{CC} = 5.0 \text{ V},$ $T_A = +25 \text{ °C}$		6	100	μs	Not including system-level overhead time.
Chip write time	$V_{CC} = 5.0 \text{ V},$ $T_A = +25 \text{ °C}$		1.8	29.5	s	Not including system-level overhead time.
Erase/write cycle	_	10000	_		cycle	
Flash memory data hold time	_	10	_	_	year	

5. AC Characteristics

(1) Clock Timing

(Vcc = 4.0 V to 5.5 V, Vss = AVSS10 = AVSS12 = 0.0 V)


Parameter	Sym-	Pin	Condition		Value		Unit	Remarks	
Parameter	bol	Name	Condition	Min	Тур	Max	Ullit	nemarks	
Clock frequency	fc	X0 X1		10*2	ı	20	MHz	When using the PLL within the self-oscillating range, set the multiplier so that the internal	
Clock cycle time	tc	X0 X1		100		50*2	ns	clock does not exceed the internal operating clock frequency.	
lata and an arelea	fсрв			5* ¹	_	80	MHz	CPU	
Internal operating clock frequency	fcpp		When 20 MHz is input as the X0	5* ¹	_	40	MHz	Peripheral	
	f CPT		clock frequency and	5*1	_	40	MHz	External bus	
lata and an are	t CPB		the oscillator circuit	12.5	_	200	ns	CPU	
Internal operating clock cycle time	tcpp		PLL system is set to × 4 multiplication	25		200	ns	Peripheral	
	t CPT			25		200	ns	External bus	

^{*1:} The values assume a gear cycle of 1/16.


^{*2:} When the PLL is used, the PLL multiplication rate varies depending on the frequency of the clock input to the X0 and X1 pins. Set the PLL multiplication rate so that the PLL output clock frequency is in the range between 40 MHz and 80 MHz.

PLL Multiplication Rate	1	2	3	4	5	6	7	8
PLL output clock frequency when X0 = 10 MHz	(Setting not allowed)			40 MHz	50 MHz	60 MHz	70 MHz	80 MHz
PLL output clock frequency when X0 = 20 MHz	(Setting not allowed)	40 MHz	60 MHz	80 MHz	(Setting not allowed))


• Conditions for measuring the clock timing ratings



• Operation assurance range



• Internal clock setting range



Notes: • When the PLL is used, the external clock input should be in the range of 10 MHz to 20 MHz.

- Treat the PLL oscillation stabilization time as > 600 μs
- Set the internal clock gear setting to within the values shown in the "(1) Clock Timing" ratings table.


(2) Clock Output Timing

 $(V_{CC} = 4.0 \text{ V} \text{ to } 5.5 \text{ V}, V_{SS} = \text{AVSS10} = \text{AVSS12} = 0.0 \text{ V}, T_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Condi-	Va	Unit	Remarks	
Farameter	Symbol	Pili Naille	tion	Min	Max	Oilit	nemarks
Cycle time	tcyc			tсрт	_	ns	*1
$SYSCLK \uparrow \rightarrow SYCSCLK \downarrow$	t chcl	SYSCLK	_	tcvc/2 - 5	tcvc/2 + 5	ns	*2
$SYSCLK \downarrow \rightarrow SYCSCLK \uparrow$	t clch			tcvc/2 - 5	tcvc/2 + 5	ns	

^{*1:} teye is the frequency of one clock cycle including the gear cycle.

Note: For tcpt (internal clock cycle time), refer to "(1) Clock Timing".



(3) PLL Oscillation stabilization time (LOCK UP TIME)

 $(V_{CC} = 4.0 \text{ V} \text{ to } 5.5 \text{ V}, V_{SS} = \text{AVSS10} = \text{AVSS12} = 0.0 \text{ V}, T_{A} = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Condition	Va	Unit	
Farameter	Syllibol	riii Naiile	Condition	Min	Max	Oilit
PLL Oscillation stabilization wait time (LOCK UP TIME)	tLOCK*			600		μs

^{*:} The length of time to wait for the PLL oscillations to stabilize.


^{*2:} The following ratings are for the gear ratio set to \times 2. For the ratings when the gear ratio is set to 1/4 and 1/8, can be calculated by substituting 1/4 or 1/8 for n respectively in the following equation. $(1/2 \times 1/n) \times tcyc-5$

(4) Reset Input Ratings

 $(Vcc = 4.0 \text{ V to } 5.5 \text{ V}, Vss = AVSS10 = AVSS12 = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Condition	Value			
Parameter	Syllibol	Name	Condition	Min	Max	Unit	
INITX input time (at power-on and stop mode)	t	INITX —		Oscillation time of oscillator + tc × 10	_	ns	
INITX input time (other than the above)	- tintl	IIVIIA		tc×10	_	ns	


- Notes: It takes approximately 600 μs for the internal power to stabilize after the power supply has stabilized. Continue to input "L" level to the INITX pin during this period.
 - For tcpt (internal clock cycle time), refer to "(1) Clock Timing".



(5) Power on Rise Time Ratings

 $(V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, V_{SS} = AVSS10 = AVSS12 = 0.0 \text{ V}, T_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	Din Name	Pin Name Condition		Value		
Parameter	Syllibol	Pili Naille	Condition	Min	Max	Unit	
Power on rise time	tpon	VCC		600		μs	



(6) Normal Bus Access Read/Write Operation


(Vcc = 4.0 V to 5.5 V, Vss = AVSS10 = AVSS12 = 0.0 V, T_A = -40 °C to +85 °C)

,		10 5.5 V, Vss = 1	Condi-		Value		,
Parameter	Symbol	Pin Name	tion	Min	Max	Unit	Remarks
ASX setup	taslch	SYSCLK		3	_	ns	
ASX hold	tchash	ASX	_	3	1/2 × tcyc + 10	ns	
CS0X to CS2X setup	tcslch	SYSCLK		3	_	ns	
CS0X to CS2X hold	t chcsh	CS0X to CS2X	_	3	1/2 × tcyc + 10	ns	
	tasch	SYSCLK A15 to A00		3	_	ns	
Address setup	tasrl	RDX A15 to A00	_	3	_	ns	
	taswl	WR0X, WR1X A15 to A00		3	_	ns	
	tchax	SYSCLK A15 to A00		3	1/2 × tcyc + 10	ns	
Address hold	trhax	RDX A15 to A00	_	3	_	ns	
	twhax	WR0X, WR1X A15 to A00		3	_	ns	
Valid address → Valid data input time	tavdv	A15 to A00 D31 to D16			3/2 × tcyc - 7	ns	*1 *2
RDX delay time	tchrl	SYSCLK	_	_	10	ns	
HDA delay liftle	tchrh	RDX	_	_	10	ns	
$RDX \downarrow \rightarrow$ Valid data input time	trldv				torc – 5	ns	*1
$\begin{array}{c} \text{Data setup} \rightarrow \\ \text{RDX} \uparrow \text{time} \end{array}$	tosrh	RDX D31 to D16	_	18	_	ns	
RDX ↑ → Data hold time	trhox			0	_	ns	
RDX minimum pulse width	trlrh	RDX		tcyc - 5		ns	
WR0X, WR1X delay time	t chwL	SYSCLK			10	ns	
Whox, whix delay liftle	t chwh	RDX	_		10	ns	
Data setup → WR0X, WR1X ↑ time	t oswh	WR0X, WR1X		tcyc	_	ns	
WR0X, WR1X ↑ → Data hold time	twhox	D31 to D16	_	3	_	ns	
WR0X, WR1X minimum pulse width	twLwH	WR0X, WR1X	_	tcyc – 5	_	ns	

(Continued)

- *1: When the bus timing is delayed by an automatic wait instruction or RDY input, add the time (texe×the number of delay cycles added) to this rating.
- *2: The following ratings are for the gear ratio set to ×2. For the ratings when the gear ratio is set to between 1/3 and 1/16, substitute the value between 1/3 and 1/16 for n in the following equation. Formula: 3/(2n) × toyo-15

Note: Load capacitance C = 50 pF




(7) Multiplex Bus Access Read/Write Operation

 $(V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, V_{SS} = \text{AVSS} 10 = \text{AVSS} 12 = 0.0 \text{ V}, T_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Condition	Va	lue	Unit
Faiametei	Syllibol	Fill Name	Condition	Min	Max	Oilit
A15 to A00 address setup time → SYSCLK ↑	tasch	SYSCLK,		3	_	ns
SYSCLK ↑ → A15 to A00 address hold Time	tchax	D31 to D16		3	1/2 × tcyc + 10	ns
A15 to A00 address setup time → ASX ↑	tasash	ASX,	_	12	_	ns
ASX ↑ → A15 to A00 address hold time	tashax	D31 to D16		tcyc – 5	tcyc + 5	ns

Notes: • This rating is not guaranteed when the CSX → RDX/WRX Setup Delay setting by AWR: bit1 is "0".


- Normal bus interface ratings are applicable except this rating.
- For teye (cycle time), refer to "(2) Clock Output Timing".



(8) Ready Input Timing

 $(Vcc = 4.0 \text{ V to } 5.5 \text{ V}, Vss = AVSS10 = AVSS12 = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol Pin Name C		Condition	Value		Unit
Parameter	Syllibol	Pili Naille	Condition	Min	Max	Ollit
RDY setup time → SYSCLK ↑	trdys	SYSCLK,		18	_	ns
SYSCLK ↑ → RDY hold time	t RDYH	RDY		0	_	ns



(9) UART Timing


(Vcc = 4.0 V to 5.5 V, Vss = AVSS10 = AVSS12 = 0.0 V, T_A = $-40~^{\circ}$ C to $+85~^{\circ}$ C)

Dovometer	Cumbal	Din Nome	Condition	Val	ue	Heit
Parameter	Symbol	Pin Name	Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK0 to SCK5		4tcycp	_	ns
SCK↓→SOT delay time	tsLov	SCK0 to SCK5 SOT0 to SOT5	Internal shift	- 20	+ 20	ns
Valid SIN→SCK↑	tıvsн	SCK0 to SCK5 SIN0 to SIN5	clock mode	30	_	ns
SCK↑→ Valid SIN hold time	tsнıх	SCK0 to SCK5 SIN0 to SIN5		0	_	ns
Serial clock "H" pulse width	t shsl	SCK0 to SCK5		2 × tcycp - 10	_	ns
Serial clock "L" pulse width	t slsh	SCK0 to SCK5		tcycp + 10	_	ns
SCK↓→SOT delay time	tsLOV	SCK0 to SCK5 SOT0 to SOT5	External shift clock mode	_	25	ns
Valid SIN→SCK↑	tıvsн	SCK0 to SCK5 SIN0 to SIN5		10		ns
SCK↑→ Valid SIN hold time	tsнıх	SCK0 to SCK5 SIN0 to SIN5		20	_	ns


Notes : \bullet The above ratings are the AC characteristics for CLK synchronous mode.

[•] tcycp indicates the peripheral clock cycle time.

• Internal shift clock mode



• External shift clock mode




76

(10) Free-run Timer Clock, Up/Down Counter, Base Timer, and External Interrupt Input Timing

 $(V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, V_{SS} = \text{AVSS} 10 = \text{AVSS} 12 = 0.0 \text{ V}, T_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	Pin Name	Condition	Value		Unit
raiaillelei	Symbol	Pili Naille	Condition	Min	Max	Ullit
Free-run timer input clock pulse width		CKIO, CKI1		4 × tcycp	_	ns
Up-down counter input pulse width	tтıwн	AIN0 BIN0 ZIN0	_	4 × tcycp	_	ns
Base timer input pulse width	⊤ tτiw∟	TIN0 to TIN3		4 × tcycp	_	ns
External interrupt		INT0 to INT15		$4 \times t$ CYCP	_	ns
input pulse width				1.0		μs

Note: tcycp indicates the peripheral clock cycle time.




(11) Trigger Input Timing

(Vcc = 4.0 V to 5.5 V, Vss = AVSS10 = AVSS12 = 0.0 V, TA = -40 °C to +85 °C)

Parameter	Symbol	Pin Name	Condition	Va	Unit	
Farameter	Symbol	Pili Naille	Condition	Min	Max	Offic
Input Capture trigger input	ticwн ticwL	IC0 to IC7		5 × tcycp	_	ns
Base timer trigger input	ttginwh ttginwl	TIN0 to TIN3	_	4 × tcycp	_	ns
A/D activation trigger input	tadtgwh tadtgwl	ADTG0 to ADTG4		5 × tcycp	_	ns

Note: tcycp indicates the peripheral clock cycle time.



78

(12) I2C Timing

a. Master Mode

 $(Vcc = 4.0 \text{ V to } 5.5 \text{ V}, Vss = AVSS10 = AVSS12 = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Sym-	Pin	Condition	Standar	d Mode	Fast N	lode*3	Unit	Remarks
Parameter	bol	name	Condition	Min	Max	Min	Max	Oilit	nemarks
SCL clock frequency	fscL			0	100	0	400	kHz	
"L" width of the SCL clock	tLOW			4.7	_	1.3	_	μs	
"H" width of the SCL clock	tніgн			4.0	_	0.6	_	μs	
Bus free time between STOP and START conditions	tвиs			4.7		1.3		μs	
SCL↓→ SDA output delay time	t DLDAT			_	5 × tcycp*1	_	5 × tcycp*1	ns	
Setup time for a repeated START condition SCL↑→SDA↓	t susta	SDAn, SCLn	R=1 kΩ, C=50 pF*4	4.7		0.6		μs	
Hold time for a repeated START condition SDA↓→SCL↓	t hdsta			4.0	_	0.6	_	μs	The first clock pulse is generated after this.
Setup time for STOP condition SCL↑→SDA↑	tsusто			4.0	_	0.6	_	μs	
SDA Data input hold time (vs. SCL↓)	thddat			2 × tcycp*1	_	2 × tcycp*1		μs	
SDA Data input setup time (vs. SCL1)	tsudat			250	_	100*2	_	ns	

^{*1:} tcycp indicates the peripheral clock cycle time.

^{*2:} A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement tsudat ≥ 250 ns must then be met.

If a device does not extend the "L" period of the SCL signal, it is necessary to output the next piece of data to the SDA line 1250 ns (SDA and SCL rising Max time + tsudat) before the SCL line is released.

^{*3:} For use at over 100 kHz, set the peripheral clock to at least 6 MHz.

^{*4:} R and C are the pull-up resistance and load capacitance of the SCL and SDA lines.

b. Slave Mode

(Vcc = 4.0 V to 5.5 V, Vss = AVSS10 = AVSS12 = 0.0 V, T_A = - 40 $^{\circ}C$ to + 85 $^{\circ}C)$

Davameter	Sym-	Pin	Condition	Standar	d Mode	Fast N	lode*3	Unit	Remarks
Parameter	bol	name	Condition	Min	Max	Min	Max	Unit	nemarks
SCL clock frequency	fscL			0	100	0	400	kHz	
"L" width of the SCL clock	tLOW			4.7	_	1.3	_	μs	
"H" width of the SCL clock	t HIGH			4.0	_	0.6	_	μs	
Bus free time between STOP and START conditions	t BUS			4.7	_	1.3	_	μs	
$\begin{array}{c} SCL \downarrow \to SDA \\ output \ delay \ time \end{array}$	t DLDAT			_	5 × tcycp*1	_	5 × tcycp*1	ns	
Setup time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	SDAn, SCLn	R=1 kΩ, C=50 pF*4	4.7		0.6	_	μs	
Hold time for a repeated START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t HDSTA			4.0	_	0.6		μs	The first clock pulse is generated after this.
Setup time for STOP condition SCL $\uparrow \rightarrow$ SDA \uparrow	tsusто			4.0		0.6	_	μs	
SDA Data input hold time (vs. SCL ↓)	thddat			2 × tcycp *1	_	2 × tcycp *1	_	μs	
SDA Data input setup time (vs. SCL ↑)	tsudat			250	_	100 *2	_	ns	

^{*1:} toycp indicates the peripheral clock cycle time.

^{*2:} A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement tsudat ≥ 250 ns must then be met.

If a device does not extend the "L" period of the SCL signal, it is necessary to output the next piece of data to the SDA line 1250 ns (SDA and SCL rising Max time + tsudat) before the SCL line is released.

^{*3:} For use at over 100 kHz, set the peripheral clock to at least 6 MHz.

^{*4:} R and C are pull-up resistance and load capacitance of the SCL and SDA lines.

6. Electrical Characteristics for the A/D Converter

(1) 8/10-bit A/D Converter

(Vcc = 4.0 V to 5.5 V, AVRHn = 4.0 V to 5.5 V, Vss = AVSS10 = 0 V, $T_A = -40$ °C to +85 °C)

Parameter	Sym-	Pin Name		Value		Unit	Remarks
Parameter	bol	Pili Name	Min	Тур	Max	Oilit	nemarks
Resolution		_	_	_	10	bit	
Total error	_	_	- 4	_	+ 4	LSB	
Linearity error		_	- 3.5	_	+ 3.5	LSB	
Differential linearity error		_	- 3	_	+ 3	LSB]
Zero transition voltage	Vот	AN0-0 to AN0-3 AN1-0 to AN1-3 AN2-0 to AN2-11	AVSS10- 3.5	AVSS10+ 0.5	AVSS10+ 4.5	LSB	When AVRHn = 5.0 V
Full-scale transition voltage	V _{FST}	AN0-0 to AN0-3 AN1-0 to AN1-3 AN2-0 to AN2-11	AVRHn– 5.5	AVRHn– 1.5	AVRHn+ 2.5	LSB	
Conversion time*1	_	_	1.2		_	μs	
Analog port input current	lain	AN0-0 to AN0-3 AN1-0 to AN1-3 AN2-0 to AN2-11	_	_	10	μА	
Analog input voltage	Vain	AN0-0 to AN0-3 AN1-0 to AN1-3 AN2-0 to AN2-11	AVSS10	_	AVRHn	V	
Reference voltage		AVRHn	AVSS10	_	AVCC10	V	
Power supply	lΑ	AVCC10		2		mA	
current (Analog + digital)	I AH*2	AVCC10		_	5	μА	For each 1 unit
Reference voltage supply current (between AVRH	lR	AVRHn	_	1	_	mA	For each 1 unit, at AVRHn = 5.0 V AVSS10 = 0 V
and AVSS)	I RH*2	AVRHn	_	_	5	μА	For each 1 unit, at stop mode
Analog input capacitance	_	_	_	_	12.5	pF	
Interchannel disparity		AN0-0 to AN0-3 AN1-0 to AN1-3 AN2-0 to AN2-11	_	_	4	LSB	

^{*1 :} When $V_{CC} = AVCC10 = 5.0 \text{ V}$ and peripheral clock = 33 MHz

Notes: • The above figures do not guarantee the accuracy between each unit.

- Output impedance of the external circuit $\leq 2 \text{ k}\Omega$.
- AVRHn = AVRH0, AVRH1, and AVRH2

^{*2 :} The current when the CPU is in stop mode and the A/D converter is not operating (at Vcc = AVCC10 = AVRHn = 5.0 V).

(2) 12-bit A/D Converter

(Vcc = 4.0 V to 5.5 V, AVRHn = 4.0 V to 5.5 V, Vss = AVSS12 = 0 V, T_A = -40 °C to +85 °C)

Davamatav	Cymbol	Pin Name		Value		Unit	Domorko
Parameter	Symbol	Pin Name	Min	Тур	Max	Unit	Remarks
Resolution	_	_	_	_	12	bit	
Linearity error	_	_	-3.6	_	+ 3.6	LSB	
Differential linearity error		_	-3	_	+ 3	LSB	When AVRHn =
Zero transition voltage	Vот	AN3-0 to AN3-3 AN4-0 to AN4-3	Typ – 20 mV	AVSS ₁₂ + 0.5 LSB	Typ + 20 mV	_	5.0 V
Full-scale transition voltage	V _{FST}	AN3-0 to AN3-3 AN4-0 to AN4-3	Typ – 20 mV	AVRHn – 1.5 LSB	Typ + 20 mV	_	
Conversion time			2.0	_	_	μs	When peripheral clock = 33 MHz
Conversion time	_	_	2.2	_	_	μs	When peripheral clock = 40 MHz
Analog port input current	lain	AN3-0 to AN3-3 AN4-0 to AN4-3	_	_	10	μА	
Analog input voltage	Vain	AN3-0 to AN3-3 AN4-0 to AN4-3	AVSS12	_	AVRHn	V	
Reference voltage	_	AVRHn	AVSS12	_	AVCC12	٧	
Analog supply	lΑ	AVCC12		2		mA	
current (analog + digital)	I _{AH} *	AVCC12			5	μΑ	For each unit
Reference voltage supply current	lR	AVRHn		1		mA	For each unit, at AVRHn = 5.0 V, AVSS12 = 0 V
(between AVRH and AVSS)	I _{RH} *	AVRHn		_	5	μА	For each unit, at stop mode
Analog input capacitance	_	_	_	_	18	pF	
Interchannel disparity	_	AN3-0 to AN3-3 AN4-0 to AN4-3	_	_	4	LSB	4 1/0010


^{*:} The current when the CPU is in stop mode and the A/D converter is not operating (at Vcc = AVCC10 = AVRHn = 5.0 V).


Notes: • The above figures do not guarantee the accuracy between each unit.

- Output impedance of the external circuit \leq 2 k Ω
- AVRHn = AVRH3, AVRH4

• External impedance and sampling time of analog inputs

• The A/D converter is fitted with a sample and hold circuit. If the external impedance is so high that there is not sufficient time for sampling, the internal sample and hold capacitor will not fully charge to the analog voltage, and the precision of the A/D conversion will be adversely affected. Therefore, in order to satisfy the A/D conversion precision specifications, either adjust the register values and operating frequency or reduce the external impedance so that the sampling time is greater than the minimum value as given by the relationship between external impedance and minimum sampling time. If you are still unable to hold enough sampling time, connect a capacitor of about 0.1 µF to the analog input pin.





About errors

• The relative error increases as the value of |AVRH – AVSS| decreases.

• Definition of 8/10-bit A/D Converter Terms

Resolution : Analog variation that is recognized by the A/D converter.
 Linearity error : Deviation between the line connecting zero transition point

(0000000000 $\!\!\leftarrow\!\!\to\!\!000000001)$ and full-scale transition point


(1111111110 \leftarrow \rightarrow 1111111111) and actual conversion characteristics.

• Differential linear error: Deviation from the ideal value of input voltage necessary to change the output

code by ILSB.

• Total Error : This error is the difference between actual and ideal values, including the zero

transition error/full-scale transition error/linearity error.



$$\label{eq:linear error} \text{Linear error in digital output N} = \frac{V_{\text{NT}} - \{1 \text{ LSB} \times \text{ (N-1)} + V_{\text{OT}}\}}{1 \text{ LSB}} \text{ [LSB]}$$

Differential linear error in digital output $N = \frac{V(N+1) T - V_{NT}}{1 LSB} - 1 [LSB]$

$$1 LSB = \frac{V_{FST} - V_{OT}}{1022}$$


N : A/D converter digital output value

 $\begin{array}{lll} V_{\text{OT}} &: \text{Voltage at which digital output changes from } 000\text{H to } 001\text{H}. \\ V_{\text{FST}} &: \text{Voltage at which digital output changes from } 3\text{FE}\text{H to } 3\text{FF}\text{H}. \\ V_{\text{NT}} &: \text{Voltage at which digital output changes from } (N-1) \text{ H to } N\text{H}. \\ \end{array}$

(Continued)

84

(Continued)



$$1 \, LSB' \, (ideal \, value) = \frac{AVRH - AVSS}{1024} [V]$$

$$Total \, error \, of \, digital \, output \, N = \frac{V_{NT} - \{1 \, LSB' \times \, (N-1) \, + 0.5 \, LSB'\}}{11 \, LSB'}$$

N : A/D converter digital output value

 V_{NT} : Voltage at which digital output changes from (N + 1) H to NH.

Vor' (ideal value) = AVSS + 0.5 LSB' [V] VFST' (ideal value) = AVRH - 1.5 LSB' [V]

• Definition of 12-bit A/D Converter Terms


Resolution
Linearity error
Enalog variation that is recognized by the A/D converter.
Deviation between the line connecting zero transition point

(0000000000000000000000000000001) and full-scale transition point

(11111111110 \leftarrow \rightarrow 111111111111) and actual conversion characteristics.

• Differential linear error: Deviation from the ideal value of input voltage necessary to the output code by

ILSB.



$$\label{eq:linear error} \text{Linear error in digital output N} = \frac{V_{\text{NT}} - \{1 \text{ LSB'} \times \text{ (N-1) } + V_{\text{OT}}\}}{1 \text{ LSB'}} \text{ [LSB]}$$

Differential linear error in digital output $N = \frac{V(N+1) T - V_{NT}}{1 LSB'} - 1 [LSB]$

$$1 LSB = \frac{V_{FST} - V_{OT}}{4094}$$


N : A/D converter digital output value


Vot : Voltage at which digital output changes from 000 $_{\rm H}$ to 001 $_{\rm H}$. VFST : Voltage at which digital output changes from FFE $_{\rm H}$ to FFF $_{\rm H}$. VNT : Voltage at which digital output changes from (N $_{\rm H}$) $_{\rm H}$ to N $_{\rm H}$.

■ ORDERING INFORMATION


Part No.	Package
MB91F475PMC1-GE1	FPT-144P-M12
MB91F475BGL-GE1	BGA-144P-M06
MB91F478BGL-GE1	BGA-144P-M06
MB91F479PMC1-GE1	FPT-144P-M12
MB91F479PMC1-G-JNE1	FPT-144P-M27
MB91F479BGL-GE1	BGA-144P-M06
MB91F482PMC-GE1	FPT-100P-M20
MB91F482PF-GE1	FPT-100P-M06
MB91F486PMC-GE1	FPT-100P-M20
MB91F486PF-GE1	FPT-100P-M06
MB91F487PMC-GE1	FPT-100P-M20
MB91F487PF-GE1	FPT-100P-M06
MB91482PMC-GE1	FPT-100P-M20
MB91482PF-GE1	FPT-100P-M06
MB91486PMC-GE1	FPT-100P-M20
MB91486PF-GE1	FPT-100P-M06
MB91487PMC-GE1	FPT-100P-M20
MB91487PF-GE1	FPT-100P-M06


■ PACKAGE DIMENSIONS







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
5	■ PACKAGE AND CORRESPONDING PRODUCTS	Corrected the description of the MB91470 series.
87	■ ORDERING INFORMATION	Deleted the part number MB91F478PMC1-GE1.





FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel: +65-6281-0770 Fax: +65-6281-0220
http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department