ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND	0.3V to +4.0V
IN_, TCLK to GND	0.3V to (V _{CC} + 0.3V)
OUT+, OUT- to GND	0.3V to +4.0V
Output Short-Circuit Duration	Continuous
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
16-Pin TQFN (derate 14.7mW/°C above	+70°C)1177mW

Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Operating Temperature Range	40°C to +105°C
Lead Temperature (soldering, 10s)	+300°C
ESD Protection (Human Body Model, OUT	「+, OUT-)±8kV
ESD Protection (Human Body Model, IN_,	TCLK)±2kV

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, R_L = 50 Ω ±1%, C_L = 10pF, T_A = -40°C to +105°C. Typical values are at V_{CC} = +3.3V and T_A = +25°C, unless otherwise noted.) (Notes 1, 2, 3)

PARAMETER	SYMBOL	CON	DITIONS	MIN	ТҮР	MAX	UNITS				
LVCMOS/LVTLL LOGIC INPUTS (IN0 TO IN9, EN, TCLK)											
High-Level Input Voltage	VIH			2.0		V _{CC}	V				
Low-Level Input Voltage	VIL		GND		0.8	V					
Input Current	lin	I_{IN} $V_{IN} = 0 \text{ or } V_{CC}$				+20	μA				
LVDS OUTPUTS (OUT+, OUT-)	-			_							
Differential Quitnut Valtage	Ver	Figure 1	$R_L = 100\Omega$	600	735	950	mV				
Differential Output Voltage	VOD	Figure 1	$R_L = 50\Omega$	250	370	470	TTIV				
Change in V _{OD} Between Complementary Output States				1	35	mV					
	Maria	Fierra 1	$R_L = 100\Omega$	1.025	025 1.265 1.375		V				
Output Offset Voltage	Vos	Figure 1	$R_L = 50\Omega$	1.125	1.265	1.375	V				
Change in V _{OS} Between Complementary Output States					3	35	mV				
Output Short-Circuit Current	IOS	OUT+ or OUT- = GND, IN0 to IN9 = EN = V_{CC}			-13	-15	mA				
Power-Off Output Current	I _{OX}	$V_{CC} = 0, V_{OUT+} \text{ or } V$	-10		+10	μA					
POWER SUPPLY											
Supply Current		$R_L = 100\Omega \text{ or } 50\Omega$ worst-case pattern	16MHz		22	35	mA				
	Icc	(Figures 2, 4)	45MHz		31	45	ШA				

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, R_L = $50\Omega \pm 1\%$, C_L = 5pF, T_A = -40°C to +105°C. Typical values are at V_{CC} = +3.3V and T_A = +25°C, unless otherwise noted.) (Notes 2, 4)


PARAMETER	SYMBOL		CONDITIONS	MIN	ТҮР	МАХ	UNITS					
TRANSMIT CLOCK (TCLK) TIMING REQUIREMENTS												
TCLK Center Frequency	f TCCF			16		45	MHz					
TCLK Frequency Variation	TCFV			-200		+200	ppm					
TCLK Period	tTCP			22.2		62.5	ns					
TCLK Duty Cycle	TCDC			40		60	%					
TCLK Input Transition Time	t CLKT	Figure 3			3	6	ns					
TCLK Input Jitter	tJI⊤					150	ps (RMS)					
SWITCHING CHARACTERISTIC	S											
Low-to-High Transition Time	tlнт	Figure 4	$R_L = 100\Omega$		370	500	ps					
	чLНI	Tigure 4	$R_L = 50\Omega$		350	500	μ3					
High-to-Low Transition Time	tніт	Figure 4	$R_L = 100\Omega$		370	500	00					
Thigh-to-Low Transition Time	ιΗLΙ	rigule 4	$R_L = 50\Omega$		350	500	ps					
IN_ Setup to TCLK	ts	Figure 5		1			ns					
IN_ Hold from TCLK	t _H	Figure 5		3			ns					
PLL Lock Time	tpL	Figure 6		2048 x t _{TCP}		2049 x t _{TCP}	ns					
Bus LVDS Bit Width	tBIT				t _{TCP} /12		ns					
Serializer Delay	tsD	Figure 7		t _{TCP} /6		(t _{TCP} /6) + 5	ns					

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V_{OD}, Δ V_{OD}, and V_{OS}.

Note 2: C_L includes scope probe and test jig capacitance.

Note 3: Parameters 100% tested at $T_A = +25^{\circ}$ C. Limits over operating temperature range guaranteed by design and characterization. **Note 4:** AC parameters are guaranteed by design and characterization.








Figure 1. Output Voltage Definitions






Figure 3. Input Clock Transition Time Requirement




Figure 4. Output Load and Transition Times




Figure 5. Data Input Setup and Hold Times




Figure 6. PLL Lock Time





Figure 7. Serializer Delay

Typical Operating Characteristics

 $(V_{CC} = +3.3V, R_L = 50\Omega, C_L = 5pF, T_A = +25^{\circ}C, unless otherwise noted.)$



Pin Description

PIN	NAME	FUNCTION
1–7, 14, 15, 16	IN3–IN9, IN0, IN1, IN2	LVCMOS/LVTTL Data Inputs. Data is loaded into a 10-bit latch by the rising TCLK edge. Each input is internally pulled to ground.
8	TCLK	LVCMOS/LVTTL Reference Clock Input. Accepts a 16MHz to 45MHz clock. TCLK provides a frequency reference to the PLL and strobes parallel data into the input latch on the rising edge.
9, 12	GND	Ground
10	OUT-	Inverting Bus LVDS Differential Output
11	OUT+	Noninverting Bus LVDS Differential Output
13	V _{CC}	Power-Supply Input. Bypass V _{CC} to ground with a 0.1 μ F capacitor and a 0.001 μ F capacitor as close to V _{CC} as possible.
EP	EP	Exposed Pad. Solder EP to ground for improved heat dissipation.

Detailed Description

The MAX9235 10-bit serializer transmits data over balanced media that may be a standard twisted-pair cable or PCB traces at 100Mbps to 450Mbps. The interface may be single- or double-terminated point-to-point. A double-terminated point-to-point interface uses a 100 Ω -termination resistor at each end of the interface, resulting in a 50 Ω load. The serializer requires a deserializer such as the MAX9206 for a complete data transmission application.

A high-state start bit and a low-state stop bit, added internally, frame the 10-bit parallel input data and ensure a transition in the serial data stream. Therefore, 12 serial bits are transmitted for each 10-bit parallel input. The MAX9235 accepts a 16MHz to 45MHz reference clock, producing a serial data rate of 192Mbps (12 bits x 16MHz) to 540Mbps (12 bits x 45MHz). Since only 10 bits are from input data, the actual throughput is 10 times the TCLK frequency.

To transmit data, the serializer sequences through two modes: initialization mode and data transmission mode.

Initialization Mode

When V_{CC} is applied, the outputs are held in high impedance and internal circuitry is disabled by on-chip power-on-reset circuitry. When V_{CC} reaches 2.35V, the PLL starts to lock to a local reference clock. The reference clock, TCLK, is provided by the system. The serializer locks within 2049 cycles of TCLK. Once locked, the serializer is ready to send data.

Data Transmission Mode

After initialization, input data at IN0–IN9 are clocked into the serializer by the TCLK input. Data strobes on the rising edge of TCLK.

A start bit high and a stop bit low frame the 10-bit data and function as the embedded clock edge in the serial data stream. The serial rate is the TCLK frequency times the data and appended bits. For example, if TCLK is 40MHz, the serial rate is 40 x 12 (10 + 2 bits) = 480Mbps. Since only 10 bits are from input data, the payload rate is 40 x 10 = 400Mbps.

High-Impedance State

The serializer output pins (OUT+ and OUT-) are held in high impedance when V_{CC} is first applied and while the PLL is locking to the local reference clock. If the serializer goes into high impedance, the deserializer loses PLL lock and needs to reestablish phase lock before data transfer can resume. This is done by transmitting all zeroes for at least one frame.

Applications Information

Power-Supply Bypassing

Bypass V_{CC} with high-frequency surface-mount ceramic 0.1 μ F and 0.001 μ F capacitors in parallel as close to the device as possible, with the smaller valued capacitor closest to V_{CC}.

Differential Traces and Termination

Use controlled-impedance media and terminate at both ends of the transmission line in the media's characteristic impedance. Termination with a single resistor at the end of a point-to-point link typically provides acceptable performance. The MAX9235 output levels are specified for double-terminated point-to-point applications. With a single 100 Ω termination, the output swing is larger.

Avoid the use of unbalanced cables such as ribbon or simple coaxial cable. Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by a differential receiver.

Eliminate reflections and ensure that noise couples as common mode by running the differential traces close together. Reduce skew by matching the electrical length of the traces. Excessive skew can result in a degradation of magnetic field cancellation.

The differential output signals should be routed close to each other to cancel their external magnetic field. Maintain a constant distance between the differential traces to avoid discontinuities in differential impedance. Avoid 90° turns and minimize the number of vias to further prevent impedance discontinuities.

Topologies

The MAX9235 can operate in point-to-point or broadcast topologies.

A point-to-point connection terminated at each end in the characteristic impedance of the cable or PCB traces is shown in Figure 8. The total load seen by the serializer is 50Ω . The double termination typically reduces reflections compared to a single 100Ω termination. A single 100Ω termination at the deserializer input is feasible and will make the differential signal swing larger.

A point-to-point broadcast configuration is shown in Figure 9. The low-jitter MAX9150 10-port repeater is

used to reproduce and transmit the serializer output over 10 double-terminated point-to-point links.

The repeater eliminates nine serializers compared to 10 individual point-to-point serializer-to-deserializer connections. Since repeater jitter subtracts from the serializer-deserializer timing margin, a low-jitter repeater is essential in most high data rate applications.

Board Layout

For LVDS applications, a four-layer PCB that provides separate power, ground, and input/output signals is recommended. Separate LVTTL/LVCMOS and LVDS signals from each other to prevent coupling into the LVDS lines.




Figure 8. Double-Terminated Point-to-Point





Figure 9. Point-to-Point Broadcast Using MAX9150 Repeater

Pin Configuration

MAX9235




Chip Information

PROCESS: CMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

		8L 3x3		1	2L 3x3		1	6L 3x3				EXF	POSED) PAE	VAR	IATIO	NS		
REF.	MIN.	NOM.	MAX.	MIN.	_	MAX.	MIN.	NOM.	MAX.	PKG. CODES		D2			E2		000.00		
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC	
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC	
D	2.90	3.00 3.00	3.10 3.10	2.90	3.00 3.00	3.10 3.10	2.90 2.90	3.00 3.00	3.10	T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
e		3.00 0.65 BS0			3.00 .50 BS0			3.00 .50 BS0		T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
1	0.35	0.55	0.75	0.45		0.65	0.30	0.40	0.50	T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
N	0.00	8	0.10	0.10	12	0.00	0.00	16	0.00	T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
ND		2			3			4		T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	
NE		2			3			4		T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
A2	().20 RE	F	C	.20 REF	-	C	.20 REI		T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
k	0.25	-	-	0.25	-	-	0.25	-	-										
	1. DII 2. AL 3. NI	l DIME IS THE	ENSION TOTA	IS ARE	IN MII BER C	LLIMET	TERS. A	ANGLE S.	D ASME Y14.5 S ARE IN DEG	REES.			MTO						
	1. DII 2. AL 3. N I 4. TH JE WI MA 5. DII 7. DE 6. CC 9. DF	L DIME IS THE E TERI SD 95- THIN T ARKED MENSI (OM TE OM TE OM TE OM TE OM TE OPOPUI (OPOPUI (OPLAN) (AWING	ENSION TOTA MINAL 1 SPP- HE ZO FEATU ON b A REATUA NE REI LATION ARITY G CON	IS ARE NUM #1 IDE 012. I NE INE JRE. PPLIE L TIP. FER TO N IS PO APPLIE FORM	E IN MII BER C NTIFIE DETAIL DICATE S TO M D THE DSSIBL S TO J S TO J	LLIMET DF TER IR AND S OF ED. THI IETALL NUME LE IN 7 IHE EX EDEC	FERS. / MINAL TERMI E TERMI E TERM IZED 1 BER OF A SYMI (POSEI MO220	ANGLE S. IINAL M MINAL TERMIN TERMIN TERMIN METRIC D HEA D HEA D REVIS	S ARE IN DEG UMBERING C IDENTIFIER 11 IDENTIFIER AL AND IS ME INALS ON EA CAL FASHION SINK SLUG A	REES. ONVENTION SI ARE OPTIONAL MAY BE EITHE ASURED BETV CH D AND E S S WELL AS TH	_, BUT N ER A MC VEEN 0.: IDE RES	IUST BE LD OR 20 mm A PECTIV	E LOCA		45 -		AS //		

			-
REVISION NUMBER	REVISION DATE	REVISION DESCRIPTION	PAGES CHANGED
0	7/07	Initial release	_
1	12/07	Max clock frequency increased to 45MHz; min value decreased for TCLK period; changed conditions for Output Short-Circuit and Power-Off Output Current; various style edits.	1, 2, 3, 6, 7

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 ___

____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

Revision History