# SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits

### **Absolute Maximum Ratings**

V <sub>CC</sub> to GND	0.3V to +6.0V
RESET Open-Drain Output	0.3V to +6.0V
RESET, RESET (push-pull output)	$-0.3V$ to $(V_{CC} + 0.3V)$
MR, RESET IN	0.3V to (V <sub>CC</sub> + 0.3V)
Input Current (V <sub>CC</sub> )	20mA
Output Current (all pins)	20mA

Continuous Power Dissipation ( $T_A = +70$ °C)	
3-Pin SC70 (derate 2.9mW/°C above +70°C)	235mW
4-Pin SC70 (derate 3.1mW/°C above +70°C)	245mW
6-Pin μDFN (derate 2.1mW/°C above +70°C)	167.7mW
Operating Temperature Range	40°C to +125°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**

#### 3 SC70

Package Code	X3+2				
Outline Number	<u>21-0075</u>				
Land Pattern Number	90-0208				
THERMAL RESISTANCE, MULTILAYER BOARD					
Junction to Ambient (θ <sub>JA</sub> )	340.4°C/W				
Junction to Case (θ <sub>JC</sub> )	120°C/W				

#### 4 SC70

Package Code	X4+1
Outline Number	21-0098
Land Pattern Number	90-0187
THERMAL RESISTANCE, MULTILAYER BOARD	
Junction to Ambient (θ <sub>JA</sub> )	322.6°C/W
Junction to Case (θ <sub>JC</sub> )	115°C/W

#### 6 FDFN

Package Code	L611+1				
Outline Number	21-0147				
Land Pattern Number	90-0080				
THERMAL RESISTANCE, MULTILAYER BOARD					
Junction to Ambient (θ <sub>JA</sub> )	477°C/W				
Junction to Case (θ <sub>JC</sub> )	122°C/W				

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

# SC70/μDFN, Single/Dual Low-Voltage, Low-Power μP Reset Circuits

## **Electrical Characteristics**

 $(V_{CC} = \text{full range}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } T_A = +25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS	
Operating Voltage Range	V <sub>CC</sub>		1.0		5.5	V	
		V <sub>CC</sub> = 5.5V, no load		7	13		
V <sub>CC</sub> Supply Current	laa	V <sub>CC</sub> = 3.6V, no load		6	11		
ACC Subbit Carrett	Icc	V <sub>CC</sub> = 2.5V, no load			4	7	μA
		V <sub>CC</sub> = 1.8V, no load			3	6	
V <sub>CC</sub> Reset Threshold	V	T <sub>A</sub> = +25°C		V <sub>TH</sub> - 1.5%	$V_{TH}$	V <sub>TH</sub> + 1.5%	V
(See Reset Thresholds table)	V <sub>TH</sub>	T <sub>A</sub> = -40°C to +125°C		V <sub>TH</sub> - 2.5%	$V_{TH}$	V <sub>TH</sub> + 2.5%	V
Reset Threshold Tempco	ΔV <sub>TH</sub> /°C				60		ppm/°C
V <sub>CC</sub> to Reset Delay		V <sub>CC</sub> falling at 10mV/μs fro to V <sub>TH</sub> - 100mV	om V <sub>TH</sub> + 100mV		35		μs
	<sup>t</sup> RP	D1	1		2		
		D2	20		40	ms	
Reset Timeout Period		D3	140		280		
MAX6381-MAX6389		D5	280		560		
(See Reset Timeout table)		D6	560		1120		
		D4	1120		2240		
		D7	1200		2400		
		MR timeout period	D4	140		280	
Reset Timeout Period	too	Witt unledut period	D7	150		300	ms
MAX6390	t <sub>RP</sub>	V <sub>CC</sub> timeout period	D4	1120		2240	-
		ACC mileont bellog	D7	1200		2400	
	V <sub>IL</sub>					0.3 x	
	۷IL	V <sub>TH</sub> < 4V				V <sub>CC</sub>	]
MR Input Voltage	V <sub>IH</sub>	*III		0.7 x			V
tilpat voltago			V <sub>CC</sub>			]	
	V <sub>IL</sub>	   V <sub>TH</sub> > 4V				0.8	]
	V <sub>IH</sub>	*IU - 4	2.4				

# SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits

## **Electrical Characteristics (continued)**


(V<sub>CC</sub> = full range, T<sub>A</sub> = -40°C to +125°C, unless otherwise specified. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PAPAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
MR Minimum Input Pulse Width			1			μs	
MR Glitch Rejection				100		ns	
MR to Reset Delay				200		ns	
MR Internal Pullup Resistance		MAX6381-MAX6389	32	63	100	kΩ	
MR Internal Pullup Resistance		MAX6390	500	1560	3000	Ω	
		$T_A = +25$ °C	1.245	1.27	1.295		
RESET IN Input Threshold	V <sub>THRST</sub>	$T_A = 0$ °C to +85°C	1.232		1.308	V	
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	1.219		1.321		
RESET IN to RESET Delay		V <sub>RESETIN</sub> falling at 4mV/μs from V <sub>THRST</sub> + 40mV to V <sub>THRST</sub> - 40mV		4.5		μs	
RESET IN Input Leakage Current	I <sub>RESET IN</sub>		-50	±1	+50	nA	
Open-Drain RESET Output		V <sub>CC</sub> ≥ 4.5V, I <sub>SINK</sub> = 3.2mA, reset asserted			0.4		
Voltage	V <sub>OL</sub>	V <sub>CC</sub> ≥ 2.5V, I <sub>SINK</sub> = 1.2mA, reset asserted			0.3	V	
Voltage		V <sub>CC</sub> ≥ 1.0V, I <sub>SINK</sub> = 80μA, reset asserted			0.3		
Open-Drain RESET Output Leakage Current	I <sub>LKG</sub>	V <sub>CC</sub> > V <sub>TH</sub> , RESET not asserted			1.0	μA	
	V <sub>OL</sub>	V <sub>CC</sub> ≥ 4.5V, I <sub>SINK</sub> = 3.2mA, reset asserted			0.4		
		V <sub>CC</sub> ≥ 2.5V, I <sub>SINK</sub> = 1.2mA, reset asserted			0.3		
		V <sub>CC</sub> ≥ 1.0V, I <sub>SINK</sub> = 80µA, reset asserted			0.3		
Push-Pull RESET Output Voltage		V <sub>CC</sub> ≥ 4.5V, I <sub>SOURCE</sub> = 800μA, reset not asserted	0.8 x V <sub>CC</sub>			V	
		V <sub>CC</sub> ≥ 2.5V, I <sub>SOURCE</sub> = 500μA, reset not asserted	0.8 x V <sub>CC</sub>				
		V <sub>CC</sub> ≥ 4.5V, I <sub>SOURCE</sub> = 800μA, reset asserted	0.8 x V <sub>CC</sub>				
		V <sub>CC</sub> ≥ 2.5V, I <sub>SOURCE</sub> = 500μA, reset asserted	0.8 x V <sub>CC</sub>			-	
Push-Pull RESET Output Voltage	V <sub>OH</sub>	V <sub>CC</sub> ≥ 1.8V, I <sub>SOURCE</sub> = 150μA, reset asserted	0.8 x V <sub>CC</sub>				
		V <sub>CC</sub> ≥ 1.0V, I <sub>SOURCE</sub> = 1μA, reset asserted	0.8 x V <sub>CC</sub>			V	
	Vai	V <sub>CC</sub> ≥ 4.5V, I <sub>SINK</sub> = 3.2mA, reset not asserted			0.4		
	V <sub>OL</sub>	V <sub>CC</sub> ≥ 2.5V, I <sub>SINK</sub> = 1.2mA, reset not asserted			0.3		

Note 1: Specifications over temperature are guaranteed by design, not production tested.

## **Typical Operating Characteristics**



# SC70/μDFN, Single/Dual Low-Voltage, Low-Power μP Reset Circuits

# **Pin Description**

	PIN							
	3-PIN	SC70		4-PIN	SC70			
μDFN	MAX6381/ MAX6383	MAX6382	MAX6384/ MAX6386/ MAX6390	MAX6385	MAX6387/ MAX689	MAX6388	NAME	FUNCTION
1 (MAX6382/ MAX6385/ MAX6388)		2	_	2	_	2	RESET	Active-High Push-Pull Reset Output. RESET changes from low to high when any monitored voltage (V <sub>CC</sub> or V <sub>RESETIN</sub> ) drops below the reset threshold or $\overline{\text{MR}}$ is pulled low. RESET remains high for the reset timeout period after monitored voltages exceed the reset thresholds or $\overline{\text{MR}}$ is released.
1 (MAX6381/ MAX6383/ MAX6384/ MAX6386/ MAX6387/ MAX6390)	2	_	2	_	2	_	RESET	Active-Low Open-Drain/Push-Pull Reset Output. RESET changes from high to low when any monitored voltage (VCC or VRESETIN) drops below the reset threshold or MR is pulled low. RESET remains low for the reset timeout period after the monitored voltages exceed the reset thresholds or MR is released. Open-drain requires an external pullup resistor.
2, 3, 5 (MAX6381/ MAX6382/ MAX6383) 2, 5 (MAX6384– MAX6390)	_	_	_	_	_	_	N.C.	No Connection. Not Internally connected.
3 (MAX6384/ MAX6385/ MAX6386/ MAX6390)	_	_	3	3	_	_	MR	Active-Low Manual Reset Input. Drive low to force a reset. Reset remains active as long as $\overline{\text{MR}}$ is low and for the reset timeout period after $\overline{\text{MR}}$ is released. Leave unconnected or connect to V <sub>CC</sub> if unused. $\overline{\text{MR}}$ has an internal 63k $\Omega$ (1.56k $\Omega$ for MAX6390) pullup resistor to V <sub>CC</sub> .
3 (MAX6387/ MAX6388/ MAX6389)	_	_	_	_	3	3	RESET IN	Auxiliary Reset Input. High-impedance input to the auxiliary reset comparator. Connect RESET IN to the center point of an external resistor voltage-divider network to set the reset threshold voltage. Reset asserts when either V <sub>CC</sub> or RESET IN falls below its threshold voltage.
4 (MAX6381– MAX6390)	3	3	4	4	4	4	V <sub>CC</sub>	Supply Voltage for the device and input for fixed V <sub>CC</sub> reset threshold monitor.
6 (MAX6381– MAX6390)	1	1	1	1	1	1	GND	Ground

# SC70/μDFN, Single/Dual Low-Voltage, Low-Power μP Reset Circuits

### **Detailed Description**

#### **RESET Output**

A  $\mu P$  reset input starts the  $\mu P$  in a known state. These  $\mu P$  supervisory circuits assert reset to prevent code execution errors during power-up, power-down, or brownout conditions.

Reset asserts when  $V_{CC}$  is below the reset threshold; once  $V_{CC}$  exceeds the reset threshold, an internal timer keeps the reset output asserted for the reset timeout period. After this interval, reset output deasserts. Reset output is guaranteed to be in the correct logic state for  $V_{CC} \ge 1V$ .

# Manual Reset Input (MAX6384/MAX6385/MAX6386/MAX6390)

Many  $\mu P$ -based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic low on  $\overline{MR}$  asserts reset. Reset remains asserted while  $\overline{MR}$  is low, and for the reset active timeout period ( $t_{RP}$ ) after  $\overline{MR}$  returns high. This input has an internal  $63k\Omega$  pullup resistor (1.56k $\Omega$  for MAX6390), so it can be left unconnected if it is not used.  $\overline{MR}$  can be driven with TTL or CMOS logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from  $\overline{MR}$  to GND to create a manual-reset function; external debounce circuitry is not required. If  $\overline{MR}$  is driven from long cables or if the device is used in a noisy environment, connecting a  $0.1\mu F$  capacitor from  $\overline{MR}$  to GND provides additional noise immunity.

# RESET IN Comparator (MAX6387/MAX6388/MAX6389)

RESET IN is compared to an internal +1.27V reference. If the voltage at RESET IN is less than 1.27V, reset asserts. Use the RESET IN comparator as a user-adjustable reset detector or as a secondary power-supply monitor by implementing a resistor-divider at RESET IN (shown in Figure 1). Reset asserts when either  $V_{\rm CC}$  or RESET IN falls below its respective threshold voltage. Use the following equation to set the threshold:

$$V_{INTH} = V_{THRST} (R1/R2 + 1)$$

where  $V_{THRST}$  = +1.27V. To simplify the resistor selection, choose a value of R2 and calculate R1:

$$R1 = R2 [(V_{INTH}/V_{THRST}) - 1]$$

Since the input current at RESET IN is 50nA (max), large values can be used for R2 with no significant loss in accuracy.

#### Reset Thresholds (-40°C to +125°C)

SUFFIX	V <sub>TH</sub> (min)	V <sub>TH</sub> (nom)	V <sub>TH</sub> (max)
46	4.51	4.63	4.74
45	4.39	4.50	4.61
44	4.27	4.38	4.48
43	4.19	4.30	4.41
42	4.10	4.20	4.31
41	4.00	4.10	4.20
40	3.90	4.00	4.10
39	3.80	3.90	4.00
38	3.71	3.80	3.90
37	3.61	3.70	3.79
36	3.51	3.60	3.69
35	3.41	3.50	3.59
34	3.32	3.40	3.49
33	3.22	3.30	3.38
32	3.12	3.20	3.28
31	3.00	3.08	3.15
30	2.93	3.00	3.08
29	2.85	2.93	3.00
28	2.73	2.80	2.87
27	2.63	2.70	2.77
26	2.56	2.63	2.69
25	2.44	2.50	2.56
24	2.34	2.40	2.46
23	2.26	2.31	2.37
22	2.13	2.19	2.24
21	2.05	2.10	2.15
20	1.95	2.00	2.05
19	1.85	1.90	1.95
18	1.76	1.80	1.85
17	1.62	1.67	1.71
16	1.54	1.58	1.61

## **Applications Information**

#### **Negative-Going Vcc Transients**

In addition to issuing a reset to the  $\mu P$  during power-up, power-down, and brownout conditions, the MAX6381–MAX6390 are relatively immune to short duration negative-going V<sub>CC</sub> transients (glitches).

The *Typical Operating Characteristics* section shows the Maximum Transient Durations vs. Reset Comparator Overdrive, for which the MAX6381–MAX6390 do not generate a reset pulse. This graph was generated using

# SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits




Figure 1. RESET IN Configuration

Reset Timeout Delay

MAX6390

#### **SUFFIX** MIN D1 1ms D2 20ms D3 140ms D5 280ms D6 560ms D4 1120ms D7 1200ms MAX6390 1120/140ms\*

\*The MAX6390 has a 1120ms or 1200ms RESET timeout and a 140ms or 150ms manual reset timeout.

1200/150ms\*

a negative-going pulse applied to V<sub>CC</sub>, starting above the actual reset threshold and ending below it by the magnitude indicated (reset comparator overdrive). The graph indicates the typical maximum pulse width a negative-going V<sub>CC</sub> transient may have without causing a reset pulse to be issued. As the magnitude of the transient increases (goes farther below the reset threshold), the maximum allowable pulse width decreases. A 0.1µF capacitor mounted as close as possible to V<sub>CC</sub> provides additional transient immunity.

#### **Ensuring a Valid RESET** Output Down to $V_{CC} = 0V$

The MAX6381-MAX6390 are guaranteed to operate properly down to  $V_{CC}$  = 1V. In applications that require valid reset levels down to V<sub>CC</sub> = 0V, a pulldown resistor to active-low outputs (push/pull only, Figure 2) and a pullup resistor to active-high outputs (push/pull only) will




Figure 2. RESET Valid to  $V_{CC}$  = Ground Circuit

ensure that the reset line is valid while the reset output can no longer sink or source current. This scheme does not work with the open-drain outputs of the MAX6383/ MAX6386/MAX6389/MAX6390. The resistor value used is not critical, but it must be small enough not to load the reset output when V<sub>CC</sub> is above the reset threshold. For most applications,  $100k\Omega$  is adequate.

#### Standard Versions


PART	RESET THRESHOLD	RESET TIMEOUT
	46	
	44	
	31	
	29	
MAX638_	26	D3
	23	
	22	
	17	
	16	
	46	
	44	
	31	
	29	
MAX6390	26	D4
	23	
	22	
	17	
	16	

#### **Selector Guide**

PART NUMBER	PUSH-PULL ACTIVE-LOW	PUSH-PULL ACTIVE-HIGH	OPEN-DRAIN ACTIVE-LOW	MANUAL RESET INPUT MR	RESET IN
MAX6381	X				
MAX6382		X			
MAX6383			X		
MAX6384	Х			X	
MAX6385		X		X	
MAX6386			Х	X	
MAX6390*			Х	X	
MAX6387	Х				Х
MAX6388		X			X
MAX6389			Х		Х

<sup>\*</sup>The MAX6390 offers a V<sub>CC</sub> reset timeout of 1120ms or 1200ms (min) and a manual reset timeout of 140ms or 150ms (min).

## **Typical Operating Circuit**



### **Ordering Information (continued)**


PART	TEMP RANGE	PIN-PACKAGE
MAX6382LTD_+T	-40°C to +125°C	6 μDFN
MAX6382XRD_+T	-40°C to +125°C	3 SC70
MAX6383LTD_+T	-40°C to +125°C	6 μDFN
MAX6383XRD_+T	-40°C to +125°C	3 SC70
MAX6384LTD_+T	-40°C to +125°C	6 μDFN
MAX6384XSD_+T	-40°C to +125°C	4 SC70
MAX6385LTD_+T	-40°C to +125°C	6 μDFN
MAX6385XSD_+T	-40°C to +125°C	4 SC70
MAX6386LTD_+T	-40°C to +125°C	6 μDFN
MAX6386XSD_+T	-40°C to +125°C	4 SC70
MAX6387LTD_+T	-40°C to +125°C	6 μDFN
MAX6387XSD_+T	-40°C to +125°C	4 SC70
MAX6388LTD_+T	-40°C to +125°C	6 μDFN
MAX6388XSD_+T	-40°C to +125°C	4 SC70
MAX6389LTD_+T	-40°C to +125°C	6 μDFN
MAX6389XSD_+T	-40°C to +125°C	4 SC70
MAX6389XS30D2/V+T	-40°C to +125°C	4 SC70
MAX6389XS31D1/V+T	-40°C to +125°C	4 SC70
MAX6389XS32D1/V+T	-40°C to +125°C	4 SC70
MAX6390LTD_+T	-40°C to +125°C	6 µDFN
MAX6390XSD_+T*	-40°C to +125°C	4 SC70

Note: Insert reset threshold suffix (see Reset Threshold table) after "XR", "XS", or "LT." Insert reset timeout delay (see Reset Timeout Delay table) after "D" to complete the part number. Sample stock is generally held on standard versions only (see Standard Versions table). Standard versions have an order increment requirement of 2500 pieces. Nonstandard versions have an order increment requirement of 10,000 pieces. Contact factory for availability of nonstandard versions.

<sup>\*</sup>MAX6390 is available with D4 or D7 timing only.

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

# **Pin Configurations (continued)**



## **Chip Information**

PROCESS: BICMOS

## MAX6381-MAX6390

# SC70/µDFN, Single/Dual Low-Voltage, Low-Power µP Reset Circuits

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/00	Initial release	_
3	12/05	Added lead-free notation to Ordering Information.	1, 8
4	4/07	Added µDFN package to data sheet.	1, 2, 5, 7–13
5	7/12	Added automotive package to Ordering Information.	1
6	3/18	Updated Ordering Information table	1, 8
7	8/20	Added Package Information table with thermal characteristics and removed Package Information table	2, 10

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.